

#### **General Description**

The MAX7310 provides 8-bit parallel input/output port expansion for SMBus™-compatible and I2C-compatible applications. The MAX7310 consists of an input port register, an output port register, a polarity inversion register, a configuration register, a bus timeout register, and an SMBus/I<sup>2</sup>C-compatible serial interface. The system master can invert the MAX7310 input data by writing to the active-high polarity inversion register. The system master can enable or disable bus timeout by writing to the bus timeout register.

Any of the eight I/O ports may be configured as input or output. An active-low reset input sets the eight I/Os as inputs. Three address select pins configure one of 56 slave ID addresses.

The MAX7310 is available in 16-pin thin QFN, TSSOP, and QSOP packages and is specified over the -40°C to +125°C automotive temperature range.

#### **Applications**

Servers **RAID Systems** Industrial Control Medical Equipment Instrumentation, Test Measurement

SMBus is a trademark of Intel Corp.


#### Features

- ♦ 400kHz 2-Wire Interface
- ♦ 2.3V to 5.5V Operation
- ♦ Low Standby Current (1.7µA typ)
- ♦ Bus Timeout for Lock-Up-Free Operation
- ♦ 56 Slave ID Addresses
- ♦ Polarity Inversion
- ♦ Eight I/O Pins that Default to Inputs on Power-Up
- ♦ 5V Tolerant Open-Drain Output on I/O0
- ♦ 4mm x 4mm, 0.8mm Thin QFN Package
- ◆ -40°C to +125°C Operation

#### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX7310AUE	-40°C to +125°C	16 TSSOP	_
MAX7310AEE	-40°C to +125°C	16 QSOP	_
MAX7310ATE	-40°C to +125°C	16 Thin QFN	T1644-4

#### **Pin Configurations**



NIXIN

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND	0.3V to +6V
I/O1-I/O7 as an Input	$(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
I/O0 as an Input	(V <sub>SS</sub> - 0.3V) to +6V
SCL, SDA, AD0, AD1, AD2, RESET	(V <sub>SS</sub> - 0.3V) to +6V
DC Current on I/O0	+400μΑ
DC Current on I/O1 to I/O7	±50mA
Maximum GND and V+ Current	180mA

Continuous Power Dissipation ( $T_A = +70$ °C)	
16-Pin TSSOP (derate 5.7mW/°C above +70°C	
16-Pin QSOP (derate 8.3mW/°C above +70°C	)667mW
16-Pin Thin QFN (derate 16.9mW/°C above +70	0°C)1349mW
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V+ = 2.3V \text{ to } 5.5V, \text{GND} = 0, \overline{\text{RESET}} = V+, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V+ = 3.3V, T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS	
Supply Voltage	V+			2.3		5.5	V
		All outputs floating,	V+ = 2.3V		19	30	
Supply Current	l+	all inputs at V+ or GND,	V+ = 3.3V		29	40	μΑ
		f <sub>SCL</sub> = 400kHz	V+ = 5.5V		65	80	
		All outputs floating,	V+ = 2.3V		1.5	3.4	
Standby Current		all inputs at V+ or GND,	V+ = 3.3V		1.7	3.9	μΑ
		f <sub>SCL</sub> = 0	V+ = 5.5V		2.1	5	
Power-On Reset Voltage					1.6	2.1	V
SCL, SDA							
Input Voltage Low	V <sub>IL</sub>					0.8	V
Input Voltage High	VIH			2			V
Low-Level Output Voltage	Voll	ISINK = 6mA				0.4	V
Leakage Current	ΙL			-1		+1	μΑ
Input Capacitance	Cı				10		pF
I/Os							
Input Voltage Low	V <sub>IL</sub>					0.8	V
Input Voltage High	VIH			2			V
Input Leakage Current	ΙL	All inputs at V+ or GND		-1		+1	μΑ
		$V+ = 2.3V, V_{OL} = 0.5V$		8	14		
Low-Level Output Current	loL	$V + = 3.3V, V_{OL} = 0.5V$		12.5	22		mA
		$V + = 5.5V, V_{OL} = 0.5V$		19	30		1
Lliab Output Courant for 1/01 1/07	la	$V + = 3.3V, V_{OH} = 2.4V$		6.5	11		A
High Output Current for I/O1–I/O7	Іон	V+ = 5.5V, V <sub>OH</sub> = 4.5V		12.5	18		mA
AD0, AD1, AD2, AND RESET							
Input Voltage Low						0.8	V
Input Voltage High				2			V

#### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V+ = 2.3V \text{ to } 5.5V, \text{GND} = 0, \overline{\text{RESET}} = V+, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V+ = 3.3V, T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Leakage Current			-1		+1	μΑ
Input Capacitance				10		рF

#### **AC ELECTRICAL CHARACTERISTICS**


 $(V+ = 2.3V \text{ to } 5.5V, \text{GND} = 0, \overline{\text{RESET}} = V+, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	fSCL	(Note 2)			400	kHz
BUS Timeout	tTIMEOUT		30		60	ms
Bus Free Time Between STOP and START Condition	tBUF	Figure 2	1.3			μs
Hold Time (Repeated) START Condition	thd, sta	Figure 2	0.6			μs
Repeated START Condition Setup Time	tsu, sta	Figure 2	0.6			μs
STOP Condition Setup Time	tsu, sto	Figure 2	0.6			μs
Data Hold Time	thd, dat	Figure 2 (Note 3)			0.9	μs
Data Setup Time	tsu, dat	Figure 2	0.1			μs
SCL Low Period	tLOW	Figure 2	1.3			μs
SCL High Period	tHIGH	Figure 2	0.7			μs
SCL/SDA Fall Time (Transmitting)	tF	Figure 2 (Note 4)			250	ns
Pulse Width of Spike Supressed	tsp	(Note 5)		50		ns
PORT TIMING						
Output Data Valid	tpv	Figure 9			1	μs
Input Data Setup Time	tps	Figure 10	29			μs
Input Data Hold Time	tpH	Figure 10	0			μs
RESET			·			
Reset Pulse Width			100			ns


- Note 1: All parameters are 100% production tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- **Note 2:** Minimum SCL clock frequency is limited by the MAX7310 bus timeout feature, which resets the serial bus interface if either SDA or SCL is held low for a 30ms minimum.
- Note 3: A master device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
- Note 4: tp measured between 90% to 10% of V+.
- Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.


#### **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 














#### **Pin Description**

Р	IN		
TSSOP/ QSOP	THIN QFN	NAME	FUNCTION
1	15	SCL	Serial Clock Line
2	16	SDA	Serial Data Line
3	1	AD0	Address Input 0
4	2	AD1	Address Input 1
5	3	AD2	Address Input 2
6	4	1/00	Input/Output Port 0 (Open Drain)
7	5	I/O1	Input/Output Port 1
8	6	GND	Supply Ground
9–14	7–12	1/02–1/07	Input/Output Port 2—Input/Output Port 7
15	13	RESET	External Reset (Active Low). Pull RESET low to configure I/O pins as inputs. Set RESET high for normal operation.
16	14	V+	Supply Voltage. Bypass with a 0.047µF capacitor to GND.
	PAD	Exposed pad	Exposed Pad on Package Underside. Connect to GND.




Figure 1. MAX7310 Block Diagram

#### **Detailed Description**

The MAX7310 general-purpose input/output (GPIO) peripheral provides up to eight I/O ports, controlled through an I<sup>2</sup>C-compatible serial interface. The MAX7310 consists of an input port register, an output

port register, a polarity inversion register, a configuration register, and a bus timeout register. An active-low reset input sets the eight I/O lines as inputs. Three slave ID address select pins (AD0, AD1, and AD2) choose one of 56 slave ID addresses (Figure 1).

Table 1 is the register address table. Tables 2–6 list register 0 through register 4 information.

## Serial Interface Serial Addressing

The MAX7310 operates as a slave that sends and receives data through a 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master, typically a microcontroller, initiates all data transfers to and from the MAX7310, and generates the SCL clock that synchronizes the data transfer (Figure 2).

Each transmission consists of a start condition sent by a master, followed by the MAX7310 7-bit slave address plus an  $R/\overline{W}$  bit, a register address byte, one or more data bytes, and finally a stop condition (Figure 3).

#### **Start and Stop Conditions**

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a start (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a stop (P) condition by transitioning SDA from low to high while

SCL is high. The bus is then free for another transmission (Figure 3).

#### **Bit Transfer**

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).

#### Acknowledge

The acknowledge bit is a clocked 9th bit, which the recipient uses as a handshake receipt of each byte of data (Figure 5). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, such that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7310, the MAX7310 generates the acknowledge bit since the MAX7310 is the recipient. When the MAX7310 is transmitting to the master, the master generates the acknowledge bit.

#### **Slave Address**

The MAX7310 has a 7-bit-long slave address (Figure 6). The 8th bit following the 7-bit slave address is the R/W bit. Set this bit low for a write command and high for a read command.




Figure 2. 2-Wire Serial Interface Timing Diagrams




Figure 3. Start and Stop Conditions




Figure 4. Bit Transfer




Figure 5. Acknowledge




Figure 6. Slave Address

The first bits (MSBs) of the MAX7310 slave address are always zero. Slave address bits AD2, AD1, and AD0 choose 1 of 56 slave ID addresses (Table 7).

#### Registers

The register address byte is the first byte to follow the address byte during a read/write transmission. The reg-

ister address byte acts as a pointer to determine which register is written or read.

The input port register is a read-only port. It reflects the incoming logic levels of the I/O ports, regardless of whether the pin is defined as an input or an output by the configuration register. Writes to the input port register are ignored.

**Table 1. Register Address** 

REGISTER ADDRESS (hex)	FUNCTION	PROTOCOL
0x00	Input port register	Read byte.
0x01	Output port register	Read/write byte.
0x02	Polarity inversion register	Read/write byte.
0x03	Configuration register	Read/write byte.
0x04	Timeout register	Read/write byte.
0xFF	Reserved register	Factory reserved. Do not write to this register.

#### Table 2. Register 0—Input Port Register

BIT	17	16	15	14	13	12	<b>I1</b>	10

The output port register sets the outgoing logic levels of the I/O ports, defined as outputs by the configuration register. Reads from the output port register reflect the value that is in the flip-flop controlling the output selection, not the actual I/O value, which may differ if the output is overloaded.

The polarity inversion register enables polarity inversion of ports defined as inputs by the configuration register. Set the bit in the polarity inversion register (write with a 1) to invert the corresponding port pin's polarity. Clear the bit in the polarity inversion register (write with a zero) to retain the corresponding port pin's original polarity.

The configuration register configures the directions of the ports. Set the bit in the configuration register to enable the corresponding port pin as an input with a high-impedance output driver. Clear the bit in the configuration register to enable the corresponding port pin as an output.

Set bit T0 to enable the bus timeout function and low to disable the bus timeout function. Enabling the timeout feature resets the serial bus interface when SCL stops either high or low during a read or write access to the MAX7310. If either SCL or SDA is low for more than 30ms min and 60ms max after the start of a valid serial transfer, the interface resets itself. Resetting the serial bus interface sets up SDA as an input. The MAX7310 then waits for another start condition.

#### Standby

The MAX7310 goes into standby when all pins are set to V+ or GND. Standby supply current is typically  $1.7\mu A$ .

Table 3. Register 1—Output Port Register

BIT	07	O6	O5	04	О3	02	01	00
Default	0	0	0	0	0	0	0	0

#### Table 4. Register 2—Polarity Inversion Register

BIT	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
Default	1	1	1	1	0	0	0	0

#### Table 5. Register 3—Configuration Register

BIT	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	1/00
Default	1	1	1	1	1	1	1	1

#### Table 6. Register 4—Timeout Register

BIT	T7	Т6	T5	T4	Т3	T2	T1	T0
Default	Х	Х	Х	Х	Х	Х	Х	1

Table 7. MAX7310 Address Map

AD2	AD1	AD0	A6	A5	A4	А3	A2	A1	A0
		GND					0	0	
GND	SCL		0	0	0	1			0
GND	SCL	V+	0	0	0	1	0	0	0
GND	SDA	GND		†	0	1		1	
GND	SDA	V+	0	0	0	1	0	1	1
V+	SCL	GND	0	0	0	1	1	0	0
V+	SCL	V+	0	0	0	1	1	0	1
V+	SDA	GND	0	0	0	1	1	1	0
V+	SDA	V+	0	0	0	1	1	1	1
GND	GND	SCL	0	0	1	0	0	0	0
GND	GND	SDA	0	0	1	0	0	0	1
GND	V+	SCL	0	0	1	0	0	1	0
GND	V+	SDA	0	0	1	0	0	1	1
V+	GND	SCL	0	0	1	0	1	0	0
V+	GND	SDA	0	0	1	0	1	0	1
V+	V+	SCL	0	0	1	0	1	1	0
V+	V+	SDA	0	0	1	0	1	1	1
GND	GND	GND	0	0	1	1	0	0	0
GND	GND	V+	0	0	1	1	0	0	1
GND	V+	GND	0	0	1	1	0	1	0
GND	V+	V+	0	0	1	1	0	1	1
V+	GND	GND	0	0	1	1	1	0	0
V+	GND	V+	0	0	1	1	1	0	1
V+	V+	GND	0	0	1	1	1	1	0
V+	V+	V+	0	0	1	1	1	1	1
SCL	SCL	SCL	0	1	0	0	0	0	0
SCL	SCL	SDA	0	1	0	0	0	0	1
SCL	SDA	SCL	0	1	0	0	0	1	0
SCL	SDA	SDA	0	1	0	0	0	1	1
SDA	SCL	SCL	0	1	0	0	1	0	0
SDA	SCL	SDA	0	1	0	0	1	0	1
SDA	SDA	SCL	0	1	0	0	1	1	0
SDA	SDA	SDA	0	1	0	0	1	1	1
SCL	SCL	GND	0	1	0	1	0	0	0
SCL	SCL	V+	0	1	0	1	0	0	1
SCL	SDA	GND	0	1	0	1	0	1	0
SCL	SDA	V+	0	1	0	1	0	1	1
SDA	SCL	GND	0	1	0	1	1	0	0
SDA	SCL	V+	0	1	0	1	1	0	1
SDA	SDA	GND	0	1	0	1	1	1	0
SDA	SDA	V+	0	1	0	1	1	1	1

#### Table 7. MAX7310 Address Map (continued)

AD2	AD1	AD0	A6	<b>A</b> 5	A4	А3	A2	A1	Α0
SCL	GND	SCL	0	1	1	0	0	0	0
SCL	GND	SDA	0	1	1	0	0	0	1
SCL	V+	SCL	0	1	1	0	0	1	0
SCL	V+	SDA	0	1	1	0	0	1	1
SDA	GND	SCL	0	1	1	0	1	0	0
SDA	GND	SDA	0	1	1	0	1	0	1
SDA	V+	SCL	0	1	1	0	1	1	0
SDA	V+	SDA	0	1	1	0	1	1	1
SCL	GND	GND	0	1	1	1	0	0	0
SCL	GND	V+	0	1	1	1	0	0	1
SCL	V+	GND	0	1	1	1	0	1	0
SCL	V+	V+	0	1	1	1	0	1	1
SDA	GND	GND	0	1	1	1	1	0	0
SDA	GND	V+	0	1	1	1	1	0	1
SDA	V+	GND	0	1	1	1	1	1	0
SDA	V+	V+	0	1	1	1	1	1	1

#### **Applications Information**

#### **Power-Supply Consideration**

The MAX7310 operates from a supply voltage of 2.3V to 5.5V. Bypass the power supply to GND with a  $0.047\mu F$  capacitor as close to the device as possible. For the QFN version, connect the underside exposed pad to GND.

#### **Chip Information**

TRANSISTOR COUNT: 10,256

PROCESS: BICMOS




Figure 7. Simplified Schematic of I/O0




Figure 8. Simplified Schematic of I/O1-I/O7




Figure 9. Write to Output Port Register Through Write-Byte Protocol





Figure 10. Read Input Port Register Through Receive-Byte Protocol

#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



	COMMON DIMENSIONS											
PKG	12	2L 4×	4	16L 4×4			20L 4×4			24L 4×4		
REF.	MIN.	NDM.	MAX.	MIN	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	20.0	0.05	0.0	0.02	0.05	0.0	20.0	0.05	0.0	0.02	0.05
A2	0	.20 RE	F	0	.20 RE	F	0	.20 RE	F	0.20 REF		
ю	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
e	(	0.80 BS	C.	0.65 BSC.		0.50 BSC.		0.50 BSC.				
k	0.25	-	1	0.25	-	ı	0.25	-	ı	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50
N		12		16		20		24				
ND		3		4		5		6				
NE		3		4		5		6				
Jedec Var.	WGGB			WGGC		VGGD−1			WGGD-2			


L E	VARIATIUNS						
PKG.		D2			NVIDE SCINDS		
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	ALLOVED
T1244-2	1.95	2.10	2.25	1.95	2.10	2.25	ND
T1244-3	1.95	2.10	2,25	1.95	2.10	2,25	YES
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	ND
T1644-2	1.95	2.10	2,25	1.95	2.10	2,25	ND
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
T1644-4	1.95	2.10	2,25	1.95	2.10	2,25	ND
T2044-1	1.95	2.10	2.25	1.95	2.10	2.25	ND
T2044-2	1.95	2.10	2,25	1.95	2.10	2,25	YES
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	ND
T2444-1	2.45	2.60	2.63	2.45	2.60	2.63	ND
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	ND


- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES, 3. N IS THE TOTAL NUMBER OF TERMINALS.
- A THE TERMINAL \$1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO LOCATED WITHIN 1825 95-1 SPP-012. DETAILS OF TERMINAL \$1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN 1HE ZONE INDICATED. THE TERMINAL \$1 IDENTIFIER MAY BE EITHER A MOULD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- 6. NO AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- $\underline{\&}$  coplanarity applies to the exposed heat sink slug as well as the terminals.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-1, T2444-3 AND T2444-4.

DALLA	\$ /VI/1	KI/VI
PROPRIETARY INFORMAT		
TITLE PACKAGE OF	JTLINE	
12, 16, 20, 24	L THIN QFN, 4x4x0.8m	m
APPROVAL.	21-0139	REV. 2/2

#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.