

## RE01 1500KB, 256KB Group

## CMSIS Driver R\_PMIP Specifications

#### Summary

This document describes the specifications of the R\_PMIP driver provided in the CMSIS software package for the RE01 1500KB and 256KB group (hereinafter referred to as the PMIP driver).

#### **Target Device**

Device: RE01 1500KB group, 256KB group

Parallel MIP LCD panel (monochrome): TN0104ANVAANN-GN00 (Kyocera)

When applying this driver to a microcontroller or a parallel MIP LCD panel other than the above, modification should be made as appropriate to match the specification of the device and careful evaluation performed.

#### Contents

1.	Overview	3
2.	Driver Configuration	3
2.1	File Configuration	
2.2	Configurations	
2.3	Macro and Type Definitions	
2.3.1	• •	
2.3.2	<b>71</b>	
2.3.3		
2.4	Structure Definitions	
2.4.1		
2.4.2		
	State Transitions  Driver Functions	
<del>4</del> . 4.1	Function Specifications	
4. i 4.1.1	•	
4.1.1 4.1.2		
4.1.2 4.1.3		
4.1.3 4.1.4		
4.1.5		
4.1.6		
4.1.7		
4.1.8		
4.1.9		
_	0 R PMIP GetVersion	
4.2	Setting Interrupts	



5.	Driver Use Examples	13
6.	Usage Notes	14
6.1	SCLK High Width Setting	14
6.2	Restrictions on Function Execution	14
7.	Troubleshooting	15
7.1	No Output from MLCD_VCOM	15
7.2	Occurrence of Hard Fault Error when API of CMSIS Driver Is Called	15
7.3	Peripheral Function Fails to Operate when API Is Called	15
7.4	Normal API Return Value But Peripheral Function Pin Fails to Work	15
8	Reference Documents	15

#### 1. Overview

The R-PMIP driver allows the RE01 1500KB, 256KB group products to output image data to a parallel MIP LCD panel.

The overview of this driver is shown in the table below.

Table 1-1 Overview of PMIP Driver

Overview of Driver Operation	Peripheral Modules Used	Driver Modules Mainly Used
Outputs image data to a parallel MIP	LPM, DMAC	R_LPM, R_DMAC
LCD panel using the MIP LCD controller		
(MLCD).		
DMAC is used for data input to MLCD.		

### 2. Driver Configuration

#### 2.1 File Configuration

The R\_PMIP driver conforms to the CMSIS HAL driver package and consists of three files: r\_pmip\_api.c, r\_pmip\_api.h, and r\_pmip\_cfg.h in the vendor-specific file storage directory. The functions of the files are shown in Table 2-1 and the file configuration is shown in Figure 2-1.

Table 2-1 Functions of Files of R PMIP Driver

File Nae	Description	
r_pmip_api.c	Driver source file	
	It provides the detail of the driver function.	
	To use the R_PMIP driver, it is necessary to build this file.	
r_pmip_api.h	Driver header file	
	The macro, type, and prototype declarations that can be referenced by the user are	
	defined.	
	To use the R_PMIP driver, it is necessary to include this file.	
r_pmip_cfg.h	Configuration definition file	
	It provides configuration definitions that can be modified by the user.	




Figure 2-1 File Configuration of PMIP Driver

#### 2.2 Configurations

For the R\_PMIP driver, the configuration definitions that can be modified by the user are provided in the r\_pmip\_cfg.h or r\_pmip\_api.h file. Table 2-2 and Table 2-3 show lists of configurations.

Table 2-2 Settings of r\_pmip\_cfg.h

PMIP_CFG_DISP_WIDTH (no. of pixels)  PMIP_CFG_DISP_WIDTH (no. of pixels)  PMIP_CFG_DISP_HEIGHT (no. of pixels)  MIP LCD vertical size (no. of a parallel MIP LCD panel (no. of pixels))  MIP LCD vertical size (no. of a parallel MIP LCD panel (no. of pixels))  PMIP_CFG_SCLKH (ligh width of transmission clock (µs)  PMIP_CFG_SCLKH (ligh width of transmission clock (µs)  PMIP_CFG_VCOM_CLK (light width of transmission clock (µs)  PMIP_CFG_PARAM_CK (light width of transmission clock (µs)  PMIP_CFG_INTERUPT (light width of transmission clock (µs)  PMIP_CFG_INTERUPT (light width of transmission clock (µs)  PMIP_CFG_PARAM_CK (light width of transmission clock (µs)  PMIP_CFG_INTERUPT (light width of transmission clock (µs)  PMIP_CFG_INTERUPT (light width of transmission clock (µs)  PMIP_CFG_INTERUPT (light width of transmission clock (light width of transmission clock (light width of a parallel MIP LCD panel (light width wid	Name	Description	Setting Value	Initial
Continue				Value
PMIP_CFG_DISP_HEIGHT	PMIP_ CFG_DISP_WIDTH			176
CFG_DISP_HEIGHT         of pixels)         of a parallel MIP LCD panel           PMIP_CFG_SCLKH         High width of transmission clock (μs)         Set according to the specification of a parallel MIP LCD panel           PMIP_CFG_VCOM_CLK         VCOM Output High-Width Selected from among MLCDVCOMCTL.VCOMW[1:0] bit setting values 0: 500ms (VCOMW[1:0]=00b) 1: 1000ms (VCOMW[1:0]=00b) 2: 2000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=10b) 1: Enabled				
PMIP_CFG_VCOM_CLK  PMIP_CFG_VCOM_CLK  PMIP_CFG_VCOM_CLK  PMIP_CFG_VCOM_CLK  VCOM Output High-Width Setting  VCOM Output High-Width Setting  Selected from among MLCDVCOMW[1:0]=01b) 1: 1000ms (VCOMW[1:0]=01b) 1: 1000ms (VCOMW[1:0]=01b) 2: 2000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=11b)  PMIP_CFG_PARAM_CK_ Parameter check function Enabled Select  EN				176
PMIP_CFG_VCOM_CLK  PMIP_CFG_VCOM_CLK  VCOM Output High-Width Setting  Selected from among MLCDVCOMCTL.VCOMW[1:0] bit setting values 0: 500ms (VCOMW[1:0]=01b) 1: 1000ms (VCOMW[1:0]=01b) 2: 2000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=11b)  PMIP_CFG_PARAM_CK_ EN  PMIP_CFG_ENB_TBL  Enable signal control table select  Enable signal control table select  BMLCD vcomw[1:0]=10b 3: 5000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=01b) 4: 1000ms (VCOMW[1:0]=01b) 4: 100ms (VCOMW[1:0]=01b) 4: 1000ms (VCOMW[1:0]=01b) 4: 100ms (VCOMW[1:0]=01b) 4: 1000ms (VCOMW[1:0]=01b) 4: 1000ms (VCOMW[1:0]=01b) 4: 100ms (VCOMW[1:0]=01b) 4: 100ms (VCOMW[1:0]=01b) 4:		,		
PMIP_CFG_VCOM_CLK Setting  VCOM Output High-Width Setting  Selected from among MLCDVCOMCTL.VCOMW[1:0] bit setting values 0: 500ms (VCOMW[1:0]=01b) 1: 1000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=11b)  PMIP_CFG_PARAM_CK_ EN  Parameter check function EN  PMIP_CFG_ENB_TBL  Enable signal control table select  PMIP_CFG_INTERRUPT_ LEVEL  PMIP_CFG_INTERRUPT_ LEVEL  PMIP_CFG_DISP_INI_DA TA  MICD interrupt priority level  MIP-LCD initialization data selection when calling PowerOn API  MIP-LCD initialization data selection when calling PowerOn API  PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note2)  VCOM mask time before data transfer  VCOM mask time before data transfer  VCOM mask time after data transfer d	PMIP_CFG_SCLKH			1
Setting  MLCDVCOMCTL.VCOMW[1:0] bit setting values 0:500ms (VCOMW[1:0]=01b) 1:100ms (VCOMW[1:0]=00b) 2:2000ms (VCOMW[1:0]=10b) 3:5000ms (VCOMW[1:0]=10b) 3:5000ms (VCOMW[1:0]=11b) 0:0:5000ms (VCOMW[1:0]=10b) 3:5000ms (VCOMW[1:0]=10b)			of a parallel MIP LCD panel	
bit setting values 0: 500ms (VCOMW[1:0]=01b) 1: 1000ms (VCOMW[1:0]=10b) 2: 2000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=11b) 0: Disabled 1: Enabled 0: Kyocera (TN0104ANVAANN-GN00)(Note1) 1: Other  PMIP_CFG_ENB_TBL  Enable signal control table select  EN  PMIP_CFG_INTERRUPT LEVEL  PMIP_CFG_INTERRUPT LEVEL  PMIP_CFG_DISP_INI_DA TA  MIP-LCD initialization data selection when calling PowerOn API  MIP-LCD initialization data selection when calling PowerOn API  DOING WARD WARD WARD WARD WARD WARD WARD WARD	PMIP_ CFG_VCOM_CLK			0
O: 500ms (VCOMW[1:0]=01b) 1: 1000ms (VCOMW[1:0]=00b) 2: 2000ms (VCOMW[1:0]=10b) 3: 5000ms (VCOMW[1:0]=11b)  PMIP_CFG_PARAM_CK_ Parameter check function EN		Setting	MLCDVCOMCTL.VCOMW[1:0]	
1: 1000ms (VCOMW[1:0]=00b)   2: 2000ms (VCOMW[1:0]=10b)   3: 5000ms (VCOMW[1:0]=11b)			bit setting values	
PMIP_CFG_PARAM_CK_ Parameter check function			0: 500ms (VCOMW[1:0]=01b)	
PMIP_CFG_PARAM_CK_ Parameter check function			1: 1000ms (VCOMW[1:0]=00b)	
PMIP_CFG_PARAM_CK_ Enable signal control table select			2: 2000ms (VCOMW[1:0]=10b)	
EN 1: Enabled  PMIP_CFG_ENB_TBL Enable signal control table select  Select CN000)(Note1) 1: Other  PMIP_CFG_INTERRUPT_ LEVEL  PMIP_CFG_DISP_INI_DA TA  TA  PMIP_CFG_DISP_INI_DA  TA  PMIP_CFG_BMASK_US (Note2)  PMIP_CFG_SUPPORT_D  Select whether to enable or MAC  PMIP_CFG_SUPPORT_D  Select whether to enable or MIP_CFG_SUPPORT_D  Select whether to enable or MIP_CFG_SUPPORT_D  Select missing lack (Note4)  1: Enabled  0: Kyocera (TN0104ANVAANN-GN00) (Note)  C (Kyocera (TN0104ANVAANN-GN00) (Note)  C (Kyocera (TN0104ANVAANN-GN00) (Note)  C (Kyocera (TN0104ANVAANN-GN00)  C (Migh) to 3 (low)  C (High) to 4 (l			3: 5000ms (VCOMW[1:0]=11b)	
PMIP_CFG_ENB_TBL  Enable signal control table select  O: Kyocera (TN0104ANVAANN-GN00)(Note1) 1: Other  PMIP_CFG_INTERRUPT_ LEVEL  PMIP_CFG_DISP_INI_DA TA  TA  MIP-LCD initialization data selection when calling PowerOn API  O: Kyocera (TN0104ANVAANN-GN00)(Note1) 1: Other  O (high) to 3 (low)  Set according to the specifications of the parallel MIP LCD panel 0: Output 0x00 1: Output 0xFF Set "0" when your panel is Normally White and "1" when it is Normally Black  PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  VCOM mask time before data transfer  VCOM mask time after data transfer (Note4)  PMIP_CFG_SUPPORT_D Select whether to enable or disable DMAC  PMIP_CFG_SUPPORT_D Select whether to enable or O: DMAC disabled 1: DMAC enabled  PMIP_CFG_SUPPORT_D Select whether to enable or O: DTC disabled(Note5)  O	PMIP_CFG_PARAM_CK_	Parameter check function	0: Disabled	1
Select GN00)(Note1)  1: Other  PMIP_CFG_INTERRUPT_ Level  PMIP_CFG_DISP_INI_DA TA  TA  MIP-LCD initialization data selection when calling PowerOn API  PowerOn API  PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  PMIP_CFG_SUPPORT_D Select whether to enable or MAC  PMIP_CFG_SUPPORT_D Select whether to enable or PMIP_CFG_SUPPORT_D  Select whether to enable or O: DTC disabled(Note5)  O (high) to 3 (low)  O (bigh) to 4 (low)	EN		1: Enabled	
PMIP_CFG_INTERRUPT_ LEVEL   MLCD interrupt priority level   O (high) to 3 (low)   O    PMIP_CFG_DISP_INI_DA TA   MIP-LCD initialization data selection when calling PowerOn API   O: Output 0x00   1: Output 0xFF   Set "0" when your panel is Normally White and "1" when it is Normally Black   Normally Black   Set VCOM mask time before data transfer   Set VCOM mask time after data transfer   Set VCOM mask ti	PMIP_CFG_ENB_TBL	Enable signal control table	0: Kyocera (TN0104ANVAANN-	0
PMIP_CFG_INTERRUPT_ level  PMIP_CFG_DISP_INI_DA TA  TA  MIP-LCD initialization data selection when calling PowerOn API  PowerOn API  PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  PMIP_CFG_SUPPORT_D  PMIP_CFG_SUPPORT_D  Select whether to enable or MAC  PMIP_CFG_SUPPORT_D  Select whether to enable or MAC  PMIP_CFG_SUPPORT_D  Select whether to enable or O: Othigh to 3 (low)  O (high) to 3 (low)  O (bigh) to 4 (low)  O (bigh) to 3 (low)  O (bigh) to 4 (low)  O (b		select		
LEVEL   level			,	
PMIP_CFG_DISP_INI_DA TA  MIP-LCD initialization data selection when calling PowerOn API  O: Output 0x00 1: Output 0xFF Set "0" when your panel is Normally White and "1" when it is Normally Black  PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  VCOM mask time before data transfer  PMIP_CFG_SUPPORT_D Select whether to enable or MAC  PMIP_CFG_SUPPORT_D Select whether to enable or O: DTC disabled(Note5)  Other according to the specifications of the parallel MIP LCD panel O: Output 0x00 1: Outpu	PMIP_CFG_INTERRUPT_	MLCD interrupt priority	0 (high) to 3 (low)	0
Selection when calling PowerOn API  Selection when calling PowerOn API  O: Output 0x00 1: Output 0xFF Set "0" when your panel is Normally White and "1" when it is Normally Black  PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  VCOM mask time before data transfer  VCOM mask time after data transfer  VCOM mask time after data transfer  VCOM mask time after data transfer  O: DMAC disabled  1  1  1  1  1  1  1  1  1  1  1  1  1		level	, , ,	
PowerOn API  O: Output 0x00 1: Output 0xFF Set "0" when your panel is Normally White and "1" when it is Normally Black  PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  VCOM mask time before data transfer  VCOM mask time after data transfer (Note4)  Set VCOM mask time after data transfer(Note4)  Set VCOM mask time after data transfer(Note4)  O: DMAC disabled  PMIP_CFG_SUPPORT_D Select whether to enable or disable DMAC  PMIP_CFG_SUPPORT_D Select whether to enable or O: DTC disabled(Note5)  O	PMIP_CFG_DISP_INI_DA	MIP-LCD initialization data	Set according to the specifications	1
1: Output 0xFF Set "0" when your panel is Normally White and "1" when it is Normally Black  PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  VCOM mask time before data transfer  VCOM mask time after data transfer  VCOM mask time after data transfer(Note4)  Set VCOM mask time after data transfer(Note4)  Set VCOM mask time after data transfer(Note4)  O: DMAC disabled  PMIP_CFG_SUPPORT_D  Select whether to enable or MAC  PMIP_CFG_SUPPORT_D  Select whether to enable or O: DTC disabled(Note5)  O	TA		of the parallel MIP LCD panel	
PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  PMIP_CFG_SUPPORT_D Select whether to enable or MAC  PMIP_CFG_SUPPORT_D Select whether to enable or OBDIC disabled (Note5)  Set "O" when your panel is Normally White and "1" when it is Normally Black  Set VCOM mask time before data transfer (Note4)  Set VCOM mask time after data transfer (Note4)  Set VCOM mask time after data transfer (Note4)  O: DMAC disabled  1 DMAC enabled  PMIP_CFG_SUPPORT_D Select whether to enable or O: DTC disabled(Note5)  O		PowerOn API	0: Output 0x00	
PMIP_CFG_SUPPORT_D PMIP_CFG_SUPPORT_D PMIP_CFG_SUPPORT_D PMIP_CFG_SUPPORT_D Select whether to enable or O: DTC disabled(Note5)  Normally White and "1" when it is Normally Black Set VCOM mask time before data transfer(Note4)  Set VCOM mask time after data transfer(Note4)  O: DMAC disabled  1  DMAC enabled  PMIP_CFG_SUPPORT_D Select whether to enable or O: DTC disabled(Note5)  O			1: Output 0xFF	
PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  PMIP_CFG_SUPPORT_D MAC  PMIP_CFG_SUPPORT_D Select whether to enable or disable DMAC  PMIP_CFG_SUPPORT_D Select whether to enable or O: DTC disabled(Note5)  Normally Black Set VCOM mask time before data transfer(Note4)  Set VCOM mask time after data transfer (Note4)  O: DMAC disabled  1  DMAC enabled  O: DTC disabled(Note5)  O			Set "0" when your panel is	
PMIP_CFG_FMASK_US (Note2)  PMIP_CFG_BMASK_US (Note3)  PMIP_CFG_SUPPORT_D MAC  PMIP_CFG_SUPPORT_D Select whether to enable or disable DMAC  PMIP_CFG_SUPPORT_D Select whether to enable or O: DTC disabled(Note5)  Normally Black Set VCOM mask time before data transfer(Note4)  Set VCOM mask time after data transfer (Note4)  O: DMAC disabled  1  DMAC enabled  O: DTC disabled(Note5)  O			Normally White and "1" when it is	
(Note2)     data transfer     transfer(Note4)       PMIP_CFG_BMASK_US     VCOM mask time after data transfer     Set VCOM mask time after data transfer (Note4)     1000       PMIP_CFG_SUPPORT_D MAC     Select whether to enable or disable DMAC     0: DMAC disabled 1: DMAC enabled     1       PMIP_CFG_SUPPORT_D     Select whether to enable or O: DTC disabled(Note5)     0				
(Note2)     data transfer     transfer <sup>(Note4)</sup> PMIP_CFG_BMASK_US     VCOM mask time after data transfer     Set VCOM mask time after data transfer (Note4)     1000       PMIP_CFG_SUPPORT_D     Select whether to enable or disable DMAC     0: DMAC disabled     1       PMIP_CFG_SUPPORT_D     Select whether to enable or O: DTC disabled(Note5)     0	PMIP_CFG_FMASK_US	VCOM mask time before		4000
(Note3)     transfer     transfer(Note4)       PMIP_CFG_SUPPORT_D     Select whether to enable or disable DMAC     0: DMAC disabled       MAC     1: DMAC enabled       PMIP_CFG_SUPPORT_D     Select whether to enable or or DTC disabled(Note5)     0	(Note2)	data transfer	transfer <sup>(Note4)</sup>	
(Note3)     transfer     transfer(Note4)       PMIP_CFG_SUPPORT_D     Select whether to enable or disable DMAC     0: DMAC disabled       MAC     1: DMAC enabled       PMIP_CFG_SUPPORT_D     Select whether to enable or or DTC disabled(Note5)     0	PMIP_CFG_BMASK_US	VCOM mask time after data		1000
MAC disable DMAC 1: DMAC enabled  PMIP_CFG_SUPPORT_D Select whether to enable or 0: DTC disabled(Note5) 0	(Note3)	transfer		
MAC disable DMAC 1: DMAC enabled  PMIP_CFG_SUPPORT_D Select whether to enable or 0: DTC disabled(Note5) 0	PMIP_CFG_SUPPORT D	Select whether to enable or	0: DMAC disabled	1
PMIP_CFG_SUPPORT_D Select whether to enable or 0: DTC disabled <sup>(Note5)</sup> 0		disable DMAC	1: DMAC enabled	
	PMIP_CFG_SUPPORT D	Select whether to enable or		0
		disable DTC		

Note1. When PMIP\_CFG\_ENB\_TBL = 0 is selected, the shortest enable signal width that can be used by the Kyocera TN0104ANVAANN-GN00 is automatically set. When setting the enable signal width to an arbitrary value, or when using another parallel MIP LCD panel, PMIP\_CFG\_ENB\_TBL should be set to 1.

Note2. Available only for 256KB groups.

The setting value is converted to the value set in the MLCDVCOMCTL.FMASK [7: 0] bits.

Note3. Available only for 256KB groups.

The setting value is converted to the value set in the MLCDVCOMCTL.BMASK [7: 0] bits.

Note4. In the actual mask time, an error of 0 to 488us (sampling cycle) occurs from the set value.

[Setting Example] Setting value: 4000us Mask time: 4392us (488 \* 9)

Note5. DTC transfer is not supported. Be sure to set the value to 0.



Table 2-3 Settings of r\_pmip\_api.h

Name	Description	Setting Value	Initial Value
OTHER_ENB (e_pmip_enb_tbl_other_t)	toenb[us] and tbenb[us](Note)	Set according to the specification of parallel MIP LCD used * Set a larger value than that of PMIP_CFG_SCLKH.	4
OTHER_ENBH (e_pmip_enb_tbl_other_t)	twenbh[us](Note)	Set according to the specification of parallel MIP LCD used	20

Note: Valid only when the "Other" table is selected (PMIP\_CFG\_ENB\_TBL = 1). For details including  $t_{\text{0ENB}}$ , refer to section 58.3.12, MCLD Timing, in the User's Manual: Hardware.

### 2.3 Macro and Type Definitions

For the R\_PMIP driver, the configuration definitions that can be modified by the user are provided in the r\_pmip\_api.h file.

#### 2.3.1 Type Definitions

Definition	Value	Description
e_trans_mode_t	DMAC_TR	DMAC transfer
	CPU_TR	CPU transfer
e_trans_cmd_t	CMD0	Bit array for data transmission
	CMD1	Horizontal address auto update
		method
	CMD2	Vertical address auto update
		method

#### 2.3.2 PMIP Error Code Definitions

These define the PMIP error codes.

Table 2-4 List of PMIP Error Code Definitions

Definition	Description	Solution
PMIP_OK	Normal	-
	completion	
PMIP_ERROR	MLCD module	LPM driver error occurs. See the
	clock start error	R_LPM_ModuleStart function of LPM driver.
	MLCD module	LPM driver error occurs. See the
	clock stop error	R_LPM_ModuleStop function of LPM driver.
	MLCD system	Execute the R_PMIP_Open function before
	initial processing	transmission.
	error	2. LPM driver error occurs. Refer to the LPM
		driver specification document.
PMIP_ERROR_TRANS_MODE	Transfer method	Set either DMAC_TR or CPU_TR for the
	setting error	argument tr_mode.mode of R_PMIP_Open.
PMIP_ERROR_DMAC_TRANS	Error occurrence	DMAC driver error occurs. Refer to the DMAC
	on selected	driver specification document.
DMID EDDOD DMAG OFG	DMAC channel	0.1
PMIP_ERROR_DMAC_CFG	DMAC channel	Set one of 0 to 3 values for the argument
	setting error Selected DMAC	tr_mode.sel of R_PMIP_Open.  The selected DMAC channel is in use. Set an
	channel in use	
	channel in use	unused DMAC channel for the argument
PMIP ERROR INPUT	Transmit clock	tr_mode.sel of R_PMIP_Open.  Set so as to meet the condition:
_CLK_OFFRANGE	high width setting	PMIP_CFG_SCLKH(us)* System clock (Hz) /
_CLK_OFFRANGE	error	1000000 <256
PMIP_ERROR_ENBEG_CFG	ENBG signal	1. Set so as to meet the condition:
	width setting error	KYOCERA ENB > PMIP CFG SCLKH or
	Width cotting circl	OTHER_ENB > PMIP_CFG_SCLKH
		2. The calculated ENBG width overflows.
PMIP_ERROR_CONTROL	Command setting	Set one of CMD0, CMD1 and CMD2 for the
_CMD	error	argument cmd of R_PMIP_Control.
	Command setting	Set either 0 or 1 for the argument set of
	value error	R_PMIP_Control
PMIP_ERROR_SEND_CFG	Transmission	Set so as to meet the conditions:
	parameter setting	st_h: 0 to (PMIP_ CFG_DISP_WIDTH-1);
	error	however, a multiple of 8
		st_v: 0 to (PMIP_ CFG_DISP_HEIGHT-1)
		size_h: 1 to (PMIP_ CFG_DISP_WIDTH/8)
		size_v: 1 to PMIP_ CFG_DISP_HEIGHT
		img_size_h:
		2 to (PMIP_ CFG_DISP_WIDTH/8)
PMIP_ERROR_SYSTEM	Interrupt setting	Set an interrupt priority level or an MLCD
_SETTING	error	interrupt. Interrupt setting means setting of
		r_system_cfg.h file in the Config folder.

#### 2.3.3 PMIP Event Definitions

These define the PMIP events.

Definition	Value	Description
PMIP_EVENT_SEND_COMPLETE	1	Data output completed
PMIP_EVENT_ERROR_DMAC_TRANS	2	Data output failed

#### 2.4 Structure Definitions

For the PMIP driver, the structures that can be modified by the user are defined in the r\_pmip\_api.h file.

#### 2.4.1 st\_transmode\_t Structure

Element Name	Туре	Description
mode	e_trans_mode_t	Transfer mode * DTC transfer is not supported.
sel	uint8_t	DMAC channels 0: DMAC0 1: DMAC1 2: DMAC2 3: DMAC3 * Invalid if CPU transfer is selected (mode=CPU_TR)

#### 2.4.2 st\_mlcd\_mode\_info\_t Structure

Element Name	Type	Description
cb_event	pmip_cb_event_t	Callback function
flags	uint8_t	Flag used for DMA transfer * Should not be changed

#### 3. State Transitions

The state transition diagram of the PMIP driver is shown in Figure 3-1.




Figure 3-1 State Transitions (Note 1)

Note The R\_PMIP\_GetVersion function can be called from any state.

#### 4. Driver Functions

#### 4.1 Function Specifications

#### 4.1.1 R\_PMIP\_Open

Overview System initial processing

Format e\_pmip\_err\_t R\_PMIP\_Open(pmip\_cb\_event\_t cb, st\_transmode\_t\* tr\_mode)

Description The MLCD module stop bit is cancelled, a burn-in prevention signal (VCOM),

memory rewrite activating signal (ENB), transmission clock high width (µs), transfer,

and callback function are set.

In setting the transmission clock high width, the current system clock frequency is acquired within this function, and calculations and settings are made such that the

clock frequency high width matches PMIP\_CFG\_SCLKH.

Argument pmip\_cb\_event\_t cb Callback function

tr\_mode.mode Transmission method selection

tr\_mode.sel DMAC channel selection

Return Value PMIP\_OK

PMIP\_ERROR

PMIP\_ERROR\_TRANS\_MODE PMIP\_ERROR\_DMAC\_CFG

PMIP ERROR INPUT CLK OFFRANGE

PMIP\_ERROR\_ENBEG\_CFG
PMIP ERROR SYSTEM SETTING

Remarks • Operate the clock correction circuit (CCC) before calling the R\_PMIP\_Open

function (see chapter 5 for how to operate it).

 $\boldsymbol{\cdot}$   $t_{\text{DENB}}$  and  $t_{\text{DENB}}$  are calculated by the following equation.

t<sub>oENB</sub>, t<sub>bENB</sub> = (SCLK high width) + (ENBEG[7:0]\*PCLKA 1 cycle)

#### 4.1.2 R PMIP PowerOn

Overview MIP power-on sequence

Format e\_pmip\_err\_t R\_PMIP\_PowerOn(void)

Description Performs power-on sequence of the parallel MIP-LCD.

When PMIP\_CFG\_DISP\_INI\_DATA is 1, all bits of the parallel MIP-LCD are

initialized to "1".

When PMIP\_CFG\_DISP\_INI\_DATA is 0, all bits of the parallel MIP-LCD are

initialized to "0".

Argument None Return Value PMIP\_OK

PMIP ERROR

Remarks

#### R\_PMIP\_Control 4.1.3

Overview Transmission setting

e\_pmip\_err\_t R\_PMIP\_Control(e\_trans\_cmd\_t cmd, void\* set) Format

Set any one among the following settings Description

Bit array for data transmission (MLCDCR.BITSW)

Horizontal address auto-update method (MLCDCR.HADDRDEC)

Vertical address auto-update method (MLCDCR.VADDRDEC)

By modifying these settings, horizontal and vertical inverted display of image data is

possible.

Argument e trans cmd t cmd

void\* set

Selects a setting item and value.

◆ When cmd = CMD0 (uint8\_t)set

0: MSB transfer 1: LSB transfer

◆ When cmd = CMD1 (uint8\_t)set

0: Address incremented 1: Address decremented

◆ When cmd = CMD2 (uint8 t)set

0: Address incremented

1: Address decremented

Return Value PMIP\_OK

PMIP ERROR

PMIP\_ERROR\_CONTROL\_CMD

Remarks Examples of calling function

Normal display

R\_PMIP\_Control(CMD0,0); /\* default \*/ R\_PMIP\_Control(CMD1,0); /\* default \*/

R PMIP Control(CMD2,0); /\* default \*/

R\_PMIP\_Send(0,0,32,256,img);

MIP LCD panel Image data display

◆ Horizontally inverted display

R\_PMIP\_Control(CMD0,1);


R PMIP Control(CMD1,1);

R\_PMIP\_Send(248,0,32,256,img);

◆ Vertically inverted display

R\_PMIP\_Control(CMD2,1);

R\_PMIP\_Send(0,255,32,256,img);



display

#### 4.1.4 R\_PMIP\_Send

Overview Data transmission


Format e\_pmip\_err\_t R\_PMIP\_Send(uint8\_t st\_h, uint8\_t st\_v, uint8\_t size\_h, uint16\_t

size\_v, uint8\_t\* &data)


Description Outputs the image data (size\_h bits × size\_v bits) to the coordinates of the

parallel MIP-LCD (st\_h, st\_v).

1) When updating LCD full-screen data



2) When updating LCD partial screen data



Argument uint8\_t st\_h Transmit start pixel (horizontal) (SL)

uint8\_t st\_v Transmit start pixel (vertical) (GL)

uint8\_t size\_hTransmit data size (no. of horizontal bytes)uint16\_t size\_vTransmit data size (no. of vertical rows)

uint8\_t\* &data Memory address of transmit data

Return Value PMIP\_OK

PMIP\_ERROR

PMIP\_ERROR\_DMAC\_TRANS PMIP\_ERROR\_SEND\_CFG

PMIP ERROR SYSTEM SETTING

Remarks A multiple of 8 should be set for transmit start pixel (SL).

#### 4.1.5 R\_PMIP\_SendTrim

Overview Data transmission


Format e\_pmip\_err\_t R\_PMIP\_SendTrim(uint8\_t st\_h, uint8\_t st\_v, uint16\_t img\_size\_h,


uint8\_t trim\_size\_h, uint16\_t size\_v, uint8\_t\* &data)

Description Outputs image data (trim\_size\_h bits xsize\_v bits) to coordinates (st\_h, st\_v) of a

parallel MIP-LCD. The horizontal size of the image data is img\_size\_h, and a

part with a clipping size trim\_size\_h is clipped and output.





Argument uint8\_t st\_h Transmit start pixel (horizontal) (SL)

uint8\_t st\_v Transmit start pixel (vertical) (GL)

uint16\_t img\_size\_h Transmit data size (no. of horizontal bytes)

uint8\_t trim\_size\_h

Transmit data clipping size (no. of horizontal bytes)

uint16\_t size\_v Transmit data size (no. of vertical rows)

uint8\_t\* &data Memory address of transmit data

Return Value PMIP OK

PMIP\_ERROR

PMIP\_ERROR\_DMAC\_TRANS PMIP ERROR SEND CFG

PMIP\_ERROR\_SYSTEM\_SETTING

Remarks A multiple of 8 should be set for transmit start pixel (SL).

#### 4.1.6 R\_PMIP\_AllOne

Overview Transmission of data 1s for the entire screen

Format e\_pmip\_err\_t R\_PMIP\_AllOne(void)

Description Outputs 1s for all bits of the parallel MIP-LCD

Argument None Return Value PMIP\_OK

PMIP\_ERROR

Remarks

#### 4.1.7 R\_PMIP\_AllZero

Overview Transmission of data 0s for the entire screen

Format e\_pmip\_err\_t R\_PMIP\_AllZero(void)

Description Outputs 0s for all bits of the parallel MIP-LCD

Argument None
Return Value PMIP\_OK
PMIP ERROR

PIVIIP\_ERRC

Remarks

#### 4.1.8 R\_PMIP\_PowerOff

Overview MIP power-off sequence

Format e\_pmip\_err\_t R\_PMIP\_PowerOff(void)

Description Performs power-off sequence of the parallel MIP-LCD.

Argument None
Return Value PMIP\_OK
PMIP\_ERROR

Remarks

#### 4.1.9 R\_PMIP\_Close

Overview System termination processing
Format e pmip err t R PMIP Close(void)

Description Initializes the value specified in R\_SMIP\_Open and sets the MLCD module stop bit

to a stop state for system termination processing.

Argument None Return Value PMIP\_OK

PMIP\_ERROR

Remarks CCC should not be stopped. If CCC needs to be stopped, set with the user program.

#### 4.1.10 R\_PMIP\_GetVersion

Overview API version acquisition

Format uint32\_t R\_PMIP\_GetVersion(void)

Description Acquires the API version

Argument None

Return Value PMIP driver version

Remarks

#### 4.2 Setting Interrupts

The interrupts that are used for communication control must be registered to NVIC using the results on interrupts (NVIC), refer to the "Interrupt Control" in the RE01 1500KB, 256KB Group Getting Started Guide to Development Using CMSIS Package (r01an4660). The interrupt definitions to beused by the PMIP driver are shown in Table 4-1, and an example of interrupt registration is shown in Figure 4-1.

Table 4-1 NVIC Registration Definitions

NVIC Registration Definition
SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI
SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI

```
#define SYSTEM_CFG_EVENT_NUMBER_SCI5_TXI

(SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 1/9/17/25 only */

#define SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI

(SYSTEM_IRQ_EVENT_NUMBER9) /*!< Numbers 1/9/17/25 only */

#define SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ5

(SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 5/13/21/29 only */

...

#define SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII

(SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 2/10/18/26 only */

#define SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI

(SYSTEM_IRQ_EVENT_NUMBER10) /*!< Numbers 2/10/18/26 only */

#define SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ9

(SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 2/10/18/26 only */

...
```

Figure 4-1 Example of Interrupt Registration to NVIC in r\_system\_cfg.h

#### 5. Driver Use Examples

Figure 5-1 shows a setting example when outputting an image using the PMIP driver.

```
#include "r_pmip_api.h"
#include "r_system_api.h"
#include "r_lpm_api.h"
static void callback(uint32_t event);
void set_ccc(void);
extern const uint8_t image[3872]; /* 176 x 176 bit monochrome image data */
main()
    st_transmode_t tmd;
    tmd.mode = DMAC_TR;
    tmd.sel = 0; // DMAC channel select
    set_ccc();
    (void)R_PMIP_Open((pmip_cb_event_t)&callback, &tmd); // Initialization of system
    (void)R_PMIP_PowerOn(); // MIP power ON sequence
    (void)R_PMIP_Control(CMD0, (void*)1);
    While(1)
        R_SYS_SoftwareDelay(1000, SYSTEM_DELAY_UNITS_MILLISECONDS);
        (void)R_PMIP_Send(0,0,22,176,image);
        R_SYS_SoftwareDelay(1000, SYSTEM_DELAY_UNITS_MILLISECONDS);
```

```
(void)R_PMIP_AllZero();
   }
static void callback(uint32_t event)
    /* Describe the process when all transfers are completed */
    switch(event)
        case PMIP_EVENT_SEND_COMPLETE:
           /* Describe the process when transmission is normally completed */
        }
        break;
        case PMIP_EVENT_ERROR_DMAC_TRANS:
           /* Describe the process when transmission error occurs */
        break;
void set_ccc(void)
 /* CCC needs to be set for VCOM operation of PMIP(MLCD) driver */
  R_LPM_ModuleStart(LPM_MSTP_CCC); // release of CCC module stop
  R_SYS_RegisterProtectEnable(SYSTEM_REG_PROTECT_CGC);
  R_SYS_SubOscSpeedClockStart();
  R_SYS_SoftwareDelay(1000, SYSTEM_DELAY_UNITS_MILLISECONDS); // wait 1s
  CCC->R128CTRL_b.CADJUSCEN = 1; /* Start CCC */
```

Figure 5-1 Example of PMIP Driver Setting and Transmission

#### Usage Notes

Nov.05.2020

#### SCLK High Width Setting

The setting of the MLCDCR.SCKCR bit is calculated from PMIP CFG SCLKH and PCLKA. When the MLCDCR.SCKCR bit is 1, the width of the high signal actually output from the MLCD\_SCLK pin has a NOP time added, to become two cycles (PCLKA equivalent). Care must be exercised since this does not match the high width set by PMIP\_CFG\_SCLKH. For details, refer to section 58.3.12, MLCD Timing, in the User's Manual: Hardware.

#### 6.2 Restrictions on Function Execution

The functions used to output image data by using this driver (R\_PMIP\_Send, R\_PMIP\_SendTrim, R\_PMIP\_AllOne, and R\_PMIP\_AllZero) can be used only after the R\_PMIP\_PowerOn function is executed. The R PMIP Control function can be used only after the R PMIP Open function is executed.

#### 7. Troubleshooting

#### 7.1 No Output from MLCD\_VCOM

A) Check to make sure the CCC clock has been set up correctly.

The CCC clock output should be set before executing the R\_PMIP\_Open function.

For details, see chapter 5, Driver Use Examples.

#### 7.2 Occurrence of Hard Fault Error when API of CMSIS Driver Is Called

A) The API has not possibly been copied to RAM.

Before calling an API function that is mapped to RAM, make sure that it has been copied to RAM by the R SYS CodeCopy function. For details, refer to the related document No. R01AN4660.

#### 7.3 Peripheral Function Fails to Operate when API Is Called

A) Check the API's return value to see if an error has occurred. In particular, errors are often caused by problems related to interrupts not being set in r\_system\_cfg.h. For details, refer to the related document No. R01AN4660.

#### 7.4 Normal API Return Value But Peripheral Function Pin Fails to Work

A) Check to make sure the pins have been set up correctly by the functions in pin.c.

For details, refer to the related document No. R01AN4660.

#### 8. Reference Documents

User's Manual: Hardware

RE01 1500KB Group User's Manual: Hardware R01UH0796 RE01 256KB Group User's Manual: Hardware R01UH0894

(The latest version can be downloaded from the Renesas Electronics website.)

RE01 Group CMSIS Package Getting Started Guide

RE01 1500KB, 256KB Group Getting Started Guide to Development Using CMSIS Package R01AN4660 (The latest version can be downloaded from the Renesas Electronics website.)

RE01 1500KB, 256KB Group CMSIS Driver R\_LPM Specifications (R01AN4838)

(The latest version can be downloaded from the Renesas Electronics website.)

RE01 1500KB, 256KB Group CMSIS Driver R\_DMAC Specifications (R01AN4730)

(The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)

User's Manual: Development Tools

(The latest version can be downloaded from the Renesas Electronics website.)



## **Revision History**

		Description	
Rev.	Date	Summary	Summary
1.01	Dec.2.2019	Program	First edition issued Fixed the RAM / ROM placement in r_pmip_cfg.h. Fixed the problem that the following internal functions are not placed in RAM even if they are set in RAM.  - e_mlcd_cpu_normal_trans function
1.03	Feb.25.2020	4 8 Program	<ul> <li>Added the following configuration definitions</li> <li>PMIP_CFG_DISP_INI_DATA</li> <li>Added description of R_PMIP_PowerOn function</li> <li>Addition of definition (PMIP_CFG_DISP_INI_DATA) for selecting MIP-LCD initialization data when calling PowerOn API</li> <li>Fixed incorrect RAM / ROM allocation of R_PMIP_Send function.</li> <li>Fixed inadequate RAM / ROM allocation of internal variables (resources)         <ul> <li>Changed the VCOM wait time in the R_PMIP_PowerOff function to 2ms</li> </ul> </li> </ul>
1.04	Mar.5.2020	4 Program (256KB)	Compatible with 256KB group Added the following configuration definitions  PMIP_CFG_FMASK_US  PMIP_CFG_BMASK_US  Modified to match 256KB IO definition  VCOM mask control changed from software control to hardware control  Added configuration definition for VCOM mask time setting PMIP_CFG_FMASK_US PMIP_CFG_BMASK_US
1.05	Apr.23.2020	4 Program	Added the following configuration definitions  • PMIP_CFG_SUPPORT_DMAC  • PMIP_CFG_SUPPORT_DTC  Modified the description of PMIP_CFG_VCOM_CLK according to UMH Changed the configuration so that it can be built without DMAC and DTC drivers. Replace asm("nop"); withNOP();
1.06	Nov.05.2020	_	Error correction

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4 Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V<sub>IL</sub> (Max.) and V<sub>IH</sub> (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V<sub>II</sub> (Max.) and V<sub>IH</sub> (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not quaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

#### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.