

## **First Activity - Charts**


The following experiments were executed 20 times each with a dynamic code in a i3-3110M CPU @ 2.40GHz. No cache cleaning techniques were used. The code and extracted raw data (in csv format) are attached to the zip file in which this file is located. Only for comparison purposes, naive approach (represented by “Normal” data) data was added to the files and used to better visualize the performance gain caused by Unrolling and Interchange techniques.

João Pedro Almeida Santos Secundino, 10692054


## Results

### 1. Cache Load


Cache Loads (n = 10)



Cache Loads (n = 1000)




Cache Loads (n = 100)



## 2. Cache Miss


Cache Misses (n = 10)



Cache Misses (n = 100)



Cache Misses (n = 1000)




### 3. Branch Load


Branch Loads (n = 10)



Branch Loads (n = 100)




Branch Loads (n = 1000)




#### 4. Branch Miss

Branch Misses (n = 10)



Branch Misses (n = 100)



Branch Misses (n = 1000)

