Skip to content



Block or Report

Block or report jpsety

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog

    Verilog 2 1

  2. Sensitivity-Based Attack on Strip-Locking Circuits

    Verilog 2

  3. Senior Design Project


  4. A script to setup a mac


  5. rnn Public

    rnn python implementation


  6. A set of FIRRTL transforms for obfuscating circuits


6 contributions in the last year

May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Mon Wed Fri

Contribution activity

May 2022

jpsety has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.