{"payload":{"header_redesign_enabled":false,"results":[{"id":"234592196","archived":false,"color":"#b2b7f8","followers":20,"has_funding_file":false,"hl_name":"jpsety/verilog_benchmark_circuits","hl_trunc_description":"EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":234592196,"name":"verilog_benchmark_circuits","owner_id":8076766,"owner_login":"jpsety","updated_at":"2020-01-17T16:44:57.788Z","has_issues":true}},"sponsorable":false,"topics":["benchmark","epfl","circuits","verilog","iscas"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":48,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajpsety%252Fverilog_benchmark_circuits%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/jpsety/verilog_benchmark_circuits/star":{"post":"zgOt_ZuN8wVeHLUkpkZe8KMW4ciZT9MbWobW-bPgkb-c9fGT75dGjG29dTvz1ZRNFXStBSjq1PuINxeawsFL4w"},"/jpsety/verilog_benchmark_circuits/unstar":{"post":"Xu2icVMAHTAjg7v0592HmTNbcZbI_BxBIGo8Ux2u8u17CyFKiRbjlyEAkwmCkVAcyL85st_zCcqWb-K3WWpWig"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"FOJCAi8_srh1MmCHUOg8K7VEE7OZGYSqegVjcU2hwm8w2gjwdeKYPx-C6idQ2Xbh0TBoJaExDptwYuwtuAOjrg"}}},"title":"Repository search results"}