

FPGA Development for Radar, Radio-Astronomy and Communications

THE
RADAR
MASTERS COURSE



Dept. Electrical Engineering, University of Cape Town
Private Bag, Rondebosch, 7701, South Africa
<http://www.rrsg.uct.ac.za>



Presented by John-Philip Taylor

Convened by Prof Daniel O'Hagan

Tutored by Stephen Paine and Randy Cheng

Day 1 – 17 July 2017

Introduction

FPGA Internals

The DE10-Lite

Development Cycle

JTAG

Verilog Basics

Practical



Outline

Introduction

FPGA Internals

The DE10-Lite


Development Cycle

JTAG

Verilog Basics

Practical





- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ **Never be shy to ask questions**



- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development (when the high-level libraries don't provide the required functionality)
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ **Never be shy to ask questions**



- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development (when the high-level libraries don't provide the required functionality)
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ **Never be shy to ask questions**



- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development (when the high-level libraries don't provide the required functionality)
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ **Never be shy to ask questions**



- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development (when the high-level libraries don't provide the required functionality)
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ **Never be shy to ask questions**



- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development (when the high-level libraries don't provide the required functionality)
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ **Never be shy to ask questions**



- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development (when the high-level libraries don't provide the required functionality)
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ **Never be shy to ask questions**



- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development (when the high-level libraries don't provide the required functionality)
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL (the presenter is well-versed in both)
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ Never be shy to ask questions




- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development (when the high-level libraries don't provide the required functionality)
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL (the presenter is well-versed in both)
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ Never be shy to ask questions




- ▶ Overall (Morning)
 - ▶ This course specifically targets low-level development (when the high-level libraries don't provide the required functionality)
 - ▶ No high-level synthesis (HLS)
 - ▶ No soft-core or embedded processors / etc.
- ▶ Practicals (Afternoon)
 - ▶ The practicals are challenging to finish in the time provided, so keep the board and work on it after the course...
 - ▶ Primarily Verilog, but feel free to implement your practicals in VHDL (the presenter is well-versed in both)
 - ▶ These are informal – feel free to structure your time as you see fit, or even do the practicals at home
- ▶ **Never be shy to ask questions**







- ▶ JTAG interfacing to / from the computer (Source-and-Probes and TCL scripting)
- ▶ 8-bit, 100 MSps data injection
- ▶ 1024-point FIR-filter with $128\times$ decimation




- ▶ JTAG interfacing to / from the computer (Source-and-Probes and TCL scripting)
- ▶ 8-bit, 100 MSps data injection
- ▶ 1024-point FIR-filter with $128\times$ decimation



- ▶ JTAG interfacing to / from the computer (Source-and-Probes and TCL scripting)
- ▶ 8-bit, 100 MSps data injection
- ▶ 1024-point FIR-filter with $128\times$ decimation



- ▶ JTAG interfacing to / from the computer (Source-and-Probes and TCL scripting)
- ▶ 8-bit, 100 MSps data injection
- ▶ 1024-point FIR-filter with $128\times$ decimation




- ▶ Programming experience?
 - ▶ C / C++ / C#?
 - ▶ Embedded? PC?
 - ▶ GPU? OpenGL? OpenCL? DirectX? CUDA?
- ▶ FPGA Experience?
 - ▶ VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ▶ Synthesis? Simulation only?
 - ▶ What context / application?



- ▶ Programming experience?
 - ▶ C / C++ / C#?
 - ▶ Embedded? PC?
 - ▶ GPU? OpenGL? OpenCL? DirectX? CUDA?
- ▶ FPGA Experience?
 - ▶ VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ▶ Synthesis? Simulation only?
 - ▶ What context / application?



- ▶ Programming experience?
 - ▶ C / C++ / C#?
 - ▶ Embedded? PC?
 - ▶ GPU? OpenGL? OpenCL? DirectX? CUDA?
- ▶ FPGA Experience?
 - ▶ VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ▶ Synthesis? Simulation only?
 - ▶ What context / application?



- ▶ Programming experience?
 - ▶ C / C++ / C#?
 - ▶ Embedded? PC?
 - ▶ GPU? OpenGL? OpenCL? DirectX? CUDA?
- ▶ FPGA Experience?
 - ▶ VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ▶ Synthesis? Simulation only?
 - ▶ What context / application?



- ▶ Programming experience?
 - ▶ C / C++ / C#?
 - ▶ Embedded? PC?
 - ▶ GPU? OpenGL? OpenCL? DirectX? CUDA?
- ▶ FPGA Experience?
 - ▶ VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ▶ Synthesis? Simulation only?
 - ▶ What context / application?



- ▶ Programming experience?
 - ▶ C / C++ / C#?
 - ▶ Embedded? PC?
 - ▶ GPU? OpenGL? OpenCL? DirectX? CUDA?
- ▶ FPGA Experience?
 - ▶ VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ▶ Synthesis? Simulation only?
 - ▶ What context / application?




- ▶ Programming experience?
 - ▶ C / C++ / C#?
 - ▶ Embedded? PC?
 - ▶ GPU? OpenGL? OpenCL? DirectX? CUDA?
- ▶ FPGA Experience?
 - ▶ VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ▶ Synthesis? Simulation only?
 - ▶ What context / application?




- ▶ Programming experience?
 - ▶ C / C++ / C#?
 - ▶ Embedded? PC?
 - ▶ GPU? OpenGL? OpenCL? DirectX? CUDA?
- ▶ FPGA Experience?
 - ▶ VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ▶ Synthesis? Simulation only?
 - ▶ What context / application?






- ▶ In high-performance computing, the CPU, GPU and FPGA work together
- ▶ Each processing element is used for its strength



- ▶ In high-performance computing, the CPU, GPU and FPGA work together
- ▶ Each processing element is used for its strength




- ▶ In high-performance computing, the CPU, GPU and FPGA work together
- ▶ Each processing element is used for its strength

- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
- ▶ FPGA:



- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
- ▶ FPGA:



- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
- ▶ FPGA:



- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
 - ▶ Agile: can be reprogrammed in real-time (kernels are referenced by a handle, or memory address)
 - ▶ Extremely good at course-grained parallel algorithms
 - ▶ Medium development cycle
 - ▶ Memory bandwidth problems
- ▶ FPGA:



- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
 - ▶ Agile: can be reprogrammed in real-time
 - ▶ Extremely good at course-grained parallel algorithms (little to none inter-worker communication: matrix multiplication; FFT; FIR filters; etc.)
 - ▶ Medium development cycle
 - ▶ Memory bandwidth problems
- ▶ FPGA:



- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
 - ▶ Agile: can be reprogrammed in real-time
 - ▶ Extremely good at course-grained parallel algorithms
 - ▶ Medium development cycle – debugging and optimising is a challenging process
 - ▶ Memory bandwidth problems
- ▶ FPGA:



- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
 - ▶ Agile: can be reprogrammed in real-time
 - ▶ Extremely good at course-grained parallel algorithms
 - ▶ Medium development cycle
 - ▶ Memory bandwidth problems (the bottle-neck is generally in data transfer, but less so in modern GPUs with advanced parallel copy-engines)
- ▶ FPGA:



- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
 - ▶ Agile: can be reprogrammed in real-time
 - ▶ Extremely good at course-grained parallel algorithms
 - ▶ Medium development cycle
 - ▶ Memory bandwidth problems
- ▶ FPGA:
 - ▶ Highly flexible, but with a relatively slow clock
 - ▶ Provides ASIC functionality at a small fraction of the cost
 - ▶ Excellent at fine-grained and time-critical problems
 - ▶ Long development cycle; challenging to debug and optimise
 - ▶ Not agile: takes a few seconds to switch functionality



- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
 - ▶ Agile: can be reprogrammed in real-time
 - ▶ Extremely good at course-grained parallel algorithms
 - ▶ Medium development cycle
 - ▶ Memory bandwidth problems
- ▶ FPGA:
 - ▶ Highly flexible, but with a relatively slow clock
 - ▶ Provides ASIC functionality at a small fraction of the cost
 - ▶ Excellent at fine-grained and time-critical problems
 - ▶ Long development cycle; challenging to debug and optimise
 - ▶ Not agile: takes a few seconds to switch functionality




- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
 - ▶ Agile: can be reprogrammed in real-time
 - ▶ Extremely good at course-grained parallel algorithms
 - ▶ Medium development cycle
 - ▶ Memory bandwidth problems
- ▶ FPGA:
 - ▶ Highly flexible, but with a relatively slow clock
 - ▶ Provides ASIC functionality at a small fraction of the cost
 - ▶ Excellent at fine-grained and time-critical problems
 - ▶ Long development cycle; challenging to debug and optimise
 - ▶ Not agile: takes a few seconds to switch functionality




- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
 - ▶ Agile: can be reprogrammed in real-time
 - ▶ Extremely good at course-grained parallel algorithms
 - ▶ Medium development cycle
 - ▶ Memory bandwidth problems
- ▶ FPGA:
 - ▶ Highly flexible, but with a relatively slow clock
 - ▶ Provides ASIC functionality at a small fraction of the cost
 - ▶ Excellent at fine-grained and time-critical problems
 - ▶ Long development cycle; challenging to debug and optimise
 - ▶ Not agile: takes a few seconds to switch functionality




- ▶ CPU:
 - ▶ General-purpose; Easily modified; Short development cycle
 - ▶ Extensive history \Rightarrow Rich set of matured libraries and APIs
 - ▶ Does not handle parallel algorithms particularly well
- ▶ GPU:
 - ▶ Agile: can be reprogrammed in real-time
 - ▶ Extremely good at course-grained parallel algorithms
 - ▶ Medium development cycle
 - ▶ Memory bandwidth problems
- ▶ FPGA:
 - ▶ Highly flexible, but with a relatively slow clock
 - ▶ Provides ASIC functionality at a small fraction of the cost
 - ▶ Excellent at fine-grained and time-critical problems
 - ▶ Long development cycle; challenging to debug and optimise
 - ▶ Not agile: takes a few seconds to switch functionality






- ▶ Fetch-decode-execute cycle – serialised execution
- ▶ The RAM is divided into program, stack and heap areas
- ▶ All CPU cores share the same RAM, but is cache-assisted to reduce contention






- ▶ Fetch-decode-execute cycle – serialised execution
- ▶ The RAM is divided into program, stack and heap areas
- ▶ All CPU cores share the same RAM, but is cache-assisted to reduce contention







- ▶ Fetch-decode-execute cycle – serialised execution
- ▶ The RAM is divided into program, stack and heap areas
- ▶ All CPU cores share the same RAM, but is cache-assisted to reduce contention



- ▶ Fetch-decode-execute cycle – serialised execution
- ▶ The RAM is divided into program, stack and heap areas
- ▶ All CPU cores share the same RAM, but is cache-assisted to reduce contention




- ▶ Client-server interface with the CPU
- ▶ Runs a pipeline of kernels, in SIMD operation



- ▶ Client-server interface with the CPU
- ▶ Runs a pipeline of kernels, in SIMD operation







- ▶ Client-server interface with the CPU
- ▶ Runs a pipeline of kernels, in SIMD operation

Programming Model – GPU

8 of 66




- ▶ The hardware is organised into groups of processors
- ▶ Within a group, execution is in lock-step
- ▶ Execution within one group is independent of other groups
- ▶ Three levels of memory



Programming Model – GPU


8 of 66




- ▶ The hardware is organised into groups of processors
- ▶ Within a group, execution is in lock-step
- ▶ Execution within one group is independent of other groups
- ▶ Three levels of memory

Programming Model – GPU


8 of 66



- ▶ The hardware is organised into groups of processors
- ▶ Within a group, execution is in lock-step
- ▶ Execution within one group is independent of other groups
- ▶ Three levels of memory



- ▶ The hardware is organised into groups of processors
- ▶ Within a group, execution is in lock-step
- ▶ Execution within one group is independent of other groups
- ▶ Three levels of memory




- ▶ The hardware is organised into groups of processors
- ▶ Within a group, execution is in lock-step
- ▶ Execution within one group is independent of other groups
- ▶ Three levels of memory

Programming Model – FPGA

8 of 66

- Any architecture you like...



Outline

Introduction

FPGA Internals

The DE10-Lite

Development Cycle

JTAG


Verilog Basics


Practical




FPGA Architecture Overview

9 of 66








Register Detail

11 of 66



Register Detail


11 of 66

A-Clr	En	S-Clr	S-Ld	S-Dat	In	Clk	Output
1	×	×	×	×	×	×	0
0	1	1	×	×	×	↑	0
0	1	0	1	0	×	↑	0
0	1	0	1	1	×	↑	1
0	1	0	0	×	0	↑	0
0	1	0	0	×	1	↑	1
0	0	×	×	×	×	×	no-change



Internal RAM Blocks

12 of 66



- ▶ MAX-10 M9K ports can be configured as:

8192 × 1

4096 × 2

2048 × 4

1024 × 8

1024 × 9

512 × 16

512 × 18

256 × 32

256 × 36

- ▶ The two ports can have different configurations
- ▶ The two ports can have independent clocks



- ▶ MAX-10 M9K ports can be configured as:

8192 × 1

4096 × 2

2048 × 4

1024 × 8

1024 × 9

512 × 16

512 × 18

256 × 32

256 × 36

- ▶ The two ports can have different configurations
- ▶ The two ports can have independent clocks



- ▶ MAX-10 M9K ports can be configured as:

8192 × 1

4096 × 2

2048 × 4

1024 × 8

1024 × 9

512 × 16

512 × 18

256 × 32

256 × 36

- ▶ The two ports can have different configurations
- ▶ The two ports can have independent clocks




- Internal RAM can be initialised by means of a “memory initialisation file” (MIF)

```
WIDTH =      8;
DEPTH = 4096;

ADDRESS_RADIX = HEX;
DATA_RADIX     = HEX;

CONTENT BEGIN
  [000..011]: 00;
    012      : 7E;
    013      : 81;
    014      : A5;
    ...
    FFD      : 00;
    FFE      : FF;
    FFF      : 00;
END;
```





Each Cyclone V DSP block can be configured as:

- ▶ Three 9×9 -bit multipliers
- ▶ Two 18×18 -bit multipliers (unsigned)
- ▶ Two 18×19 -bit multipliers (signed)
- ▶ One 18×25 -bit multiplier
- ▶ One 20×24 -bit multiplier
- ▶ One 27×27 -bit multiplier
- ▶ One 18×19 -bit multiply-accumulate
- ▶ One 18×18 -bit multiply-accumulate with adder
- ▶ Half of a 18×19 -bit complex multiplier



- ▶ The MAX-10 does not have DSP blocks – it only has embedded multipliers (no accumulators or adders as part of the block)
- ▶ Each multiplier block can be configured as two 9×9 -bit multipliers or one 18×18 -bit multiplier
- ▶ Each input can be configured as signed or unsigned
- ▶ The inputs and outputs can optionally be registered inside the multiplier block, which improves timing



- ▶ The MAX-10 does not have DSP blocks – it only has embedded multipliers (no accumulators or adders as part of the block)
- ▶ Each multiplier block can be configured as two 9×9 -bit multipliers or one 18×18 -bit multiplier
- ▶ Each input can be configured as signed or unsigned
- ▶ The inputs and outputs can optionally be registered inside the multiplier block, which improves timing



- ▶ The MAX-10 does not have DSP blocks – it only has embedded multipliers (no accumulators or adders as part of the block)
- ▶ Each multiplier block can be configured as two 9×9 -bit multipliers or one 18×18 -bit multiplier
- ▶ Each input can be configured as signed or unsigned
- ▶ The inputs and outputs can optionally be registered inside the multiplier block, which improves timing




- ▶ The MAX-10 does not have DSP blocks – it only has embedded multipliers (no accumulators or adders as part of the block)
- ▶ Each multiplier block can be configured as two 9×9 -bit multipliers or one 18×18 -bit multiplier
- ▶ Each input can be configured as signed or unsigned
- ▶ The inputs and outputs can optionally be registered inside the multiplier block, which improves timing




- ▶ The MAX-10 does not have DSP blocks – it only has embedded multipliers (no accumulators or adders as part of the block)
- ▶ Each multiplier block can be configured as two 9×9 -bit multipliers or one 18×18 -bit multiplier
- ▶ Each input can be configured as signed or unsigned
- ▶ The inputs and outputs can optionally be registered inside the multiplier block, which improves timing



- ▶ Each interconnect crossing contains 6 switches
- ▶ These switches can be configured in various ways



- ▶ Each interconnect crossing contains 6 switches
- ▶ These switches can be configured in various ways



Outline

Introduction

FPGA Internals

The DE10-Lite

Development Cycle

JTAG


Verilog Basics

Practical



Board Outline

18 of 66



- ▶ MAX-10 series (10M50DAF484C7G)
- ▶ 2 ADCs (each 12-bit, 1 MSps shared over 9 channels)
- ▶ 49 760 logic elements
- ▶ 182 M9K memory blocks
- ▶ 736 kiB user flash memory
- ▶ 144 multiplier blocks
- ▶ 4 phase-locked loop blocks
- ▶ 360 I/O Pins



- ▶ MAX-10 series (10M50DAF484C7G)
- ▶ 2 ADCs (each 12-bit, 1 MSps shared over 9 channels)
- ▶ 49 760 logic elements
- ▶ 182 M9K memory blocks
- ▶ 736 kiB user flash memory
- ▶ 144 multiplier blocks
- ▶ 4 phase-locked loop blocks
- ▶ 360 I/O Pins



- ▶ MAX-10 series (10M50DAF484C7G)
- ▶ 2 ADCs (each 12-bit, 1 MSps shared over 9 channels)
- ▶ 49 760 logic elements
- ▶ 182 M9K memory blocks
- ▶ 736 kiB user flash memory
- ▶ 144 multiplier blocks
- ▶ 4 phase-locked loop blocks
- ▶ 360 I/O Pins



- ▶ MAX-10 series (10M50DAF484C7G)
- ▶ 2 ADCs (each 12-bit, 1 MSps shared over 9 channels)
- ▶ 49 760 logic elements
- ▶ 182 M9K memory blocks
- ▶ 736 kiB user flash memory
- ▶ 144 multiplier blocks
- ▶ 4 phase-locked loop blocks
- ▶ 360 I/O Pins



- ▶ MAX-10 series (10M50DAF484C7G)
- ▶ 2 ADCs (each 12-bit, 1 MSps shared over 9 channels)
- ▶ 49 760 logic elements
- ▶ 182 M9K memory blocks
- ▶ 736 kiB user flash memory
- ▶ 144 multiplier blocks
- ▶ 4 phase-locked loop blocks
- ▶ 360 I/O Pins



- ▶ MAX-10 series (10M50DAF484C7G)
- ▶ 2 ADCs (each 12-bit, 1 MSps shared over 9 channels)
- ▶ 49 760 logic elements
- ▶ 182 M9K memory blocks
- ▶ 736 kiB user flash memory
- ▶ 144 multiplier blocks
- ▶ 4 phase-locked loop blocks
- ▶ 360 I/O Pins



- ▶ MAX-10 series (10M50DAF484C7G)
- ▶ 2 ADCs (each 12-bit, 1 MSps shared over 9 channels)
- ▶ 49 760 logic elements
- ▶ 182 M9K memory blocks
- ▶ 736 kiB user flash memory
- ▶ 144 multiplier blocks
- ▶ 4 phase-locked loop blocks
- ▶ 360 I/O Pins



- ▶ MAX-10 series (10M50DAF484C7G)
- ▶ 2 ADCs (each 12-bit, 1 MSps shared over 9 channels)
- ▶ 49 760 logic elements
- ▶ 182 M9K memory blocks
- ▶ 736 kiB user flash memory
- ▶ 144 multiplier blocks
- ▶ 4 phase-locked loop blocks
- ▶ 360 I/O Pins



Coffee Break...

20 of 66



Outline

Introduction

FPGA Internals

The DE10-Lite

Development Cycle


JTAG

Verilog Basics

Practical







- ▶ Verilog / VHDL / PyHDL / Migen / etc.

```
module Top_Level(input Clk, input Button, output LED);  
  wire Debounced_Button;  
  
  Debouncer Debouncer_Instance(  
    Clk, Button, Debounced_Button  
  );  
  
  LED_Driver LED_Driver_Instance(  
    Clk, Debounced_Button, LED  
  );  
endmodule
```




Design Entry – Schematic

24 of 66




Design Entry – Schematic

24 of 66



Design Entry – Schematic

24 of 66



Design Entry – Qsys

25 of 66

The screenshot shows the Qsys software interface with the following components:

- Library:** Contains a project named 'lcd' and a library of components including 'Altera Avalon LCD 16207'.
- Hierarchy:** Shows a tree view of the project components, including 'clk', 'custom_instruction_master', 'd_irq', 'data_master', 'instruction_master', 'jtag_debug_module', 'jtag_debug_module_reset', 'jtag_debug_module_reset', 'jtag_uart', 'jtag_uart_slave', and 'irq'.
- Connections:** A diagram showing the interconnections between various components, including 'clk_0', 'clk_in', 'clk_reset', 'cpu', 'data_master', 'jtag_debug_module', 'custom_instruction_master', 'onchip_mem', 'timer', 'jtag_uart', 'avlon_jtag_slave', and 'lcd'.
- Table:** A table listing the components and their properties, including Name, Description, Export, Clock, Base, End, IRQ, and Tags.

Name	Description	Export	Clock	Base	End	IRQ	Tags
clk_0	Clock Source	clk_0	exported				
clk_in	Clock Input	Double-click	clk_0				
clk_in_reset	Reset Input	Double-click	clk_0				
clk_reset	Reset Output	Double-click	clk_0				
cpu	Nios II Processor	Double-click	clk_0				
clk	Clock Input	Double-click	clk_0				
reset_in	Reset Input	Double-click	clk_0				
data_master	Avalon Memory Mapped Master	Double-click	clk_0			IRQ 0	IRQ 31
instruction_master	Avalon Memory Mapped Master	Double-click	clk_0				
jtag_debug_module_reset	Reset Output	Double-click	clk_0				
jtag_debug_module_slave	Avalon Memory Mapped Slave	Double-click	clk_0				
custom_instruction_master	Custom Instruction Master	Double-click	clk_0				
onchip_mem	On-Chip Memory (RAM or ROM)	Double-click	clk_0				
clk1	Clock Input	Double-click	clk_0				
s1	Avalon Memory Mapped Slave	Double-click	clk_0				
reset1	Reset Input	Double-click	clk_0				
timer	Interval Timer	Double-click	clk_0				
clk	Clock Input	Double-click	clk_0				
reset	Reset Input	Double-click	clk_0				
s1	Avalon Memory Mapped Slave	Double-click	clk_0				
jtag_uart	JTAG UART	Double-click	clk_0				
clk	Clock Input	Double-click	clk_0				
reset	Reset Input	Double-click	clk_0				
avlon_jtag_slave	Avalon Memory Mapped Slave	Double-click	clk_0				
lcd	Altera Avalon LCD 16207	Double-click	clk_0				
reset	Reset Input	Double-click	clk_0				
clk	Clock Input	Double-click	clk_0				
control_slave	Avalon Memory Mapped Slave	Double-click	clk_0				
external	Conduit	Double-click	clk_0				



Analysis & Synthesis

Fitter

Assembler


Programmer

FPGA



Design Entry – Qsys

25 of 66

A screenshot of the Qsys Component Catalog. The table lists components and their connections. The 'cpu' component is highlighted in blue. The 'Use' column has checkboxes for 'clk_0' and 'cpu'. The 'Connections' column shows a wiring diagram with lines connecting components. The 'Name' column lists components like 'clk_0', 'cpu', and their sub-components. The 'Description' column provides details for each component.

Use	Connections	Name	Description
<input checked="" type="checkbox"/>		clk_0	Clock Source
		clk_in	Clock Input
		clk_in_reset	Reset Input
		clk	Clock Output
		clk_reset	Reset Output
<input checked="" type="checkbox"/>		cpu	Nios II Processor
		clk	Clock Input
		reset_n	Reset Input
		data_master	Avalon Memory Mapped Master
		instruction_master	Avalon Memory Mapped Master
		jtag_debug_module_r...	Reset Output
		jtag_debug_module	Avalon Memory Mapped Slave
		custom_instruction_m...	Custom Instruction Master



```
void paralleltest(  
    bool _doWrite, int _writeAddr, int _writeData,  
    bool _doRead, int _readAddr, int* _readData  
) {  
    #pragma HLS INTERFACE ap_ctrl_none port=return  
    #pragma HLS PIPELINE II=1  
    #pragma HLS DEPENDENCE variable=buffer inter WAR false  
    #pragma HLS RESOURCE variable=buffer core=RAM_2P_BRAM  
  
    static const int BufferSize = 1024;  
    static          int buffer[BufferSize];  
  
    if (_doWrite){buffer[_writeAddr % BufferSize] = _writeData;}  
    if (_doRead) {*_readData = buffer[_readAddr % BufferSize];}  
}
```




- ▶ Analyse code and perform optimisations (trim dead paths, check connectivity, etc.)
- ▶ Synthesise logic tables from expressions
- ▶ Match the logic tables and data flow graphs to the target hardware architecture
- ▶ Synthesise connection graphs

Note: Verilog automatically generates a 1-bit wire for any net that is used without definition, which often happens on typo's and spelling errors. Use the connectivity warnings in the analysis report to find these problems.




- ▶ Analyse code and perform optimisations (trim dead paths, check connectivity, etc.)
- ▶ Synthesise logic tables from expressions
- ▶ Match the logic tables and data flow graphs to the target hardware architecture
- ▶ Synthesise connection graphs

Note: Verilog automatically generates a 1-bit wire for any net that is used without definition, which often happens on typo's and spelling errors. Use the connectivity warnings in the analysis report to find these problems.



- ▶ Analyse code and perform optimisations (trim dead paths, check connectivity, etc.)
- ▶ Synthesise logic tables from expressions
- ▶ Match the logic tables and data flow graphs to the target hardware architecture
- ▶ Synthesise connection graphs

Note: Verilog automatically generates a 1-bit wire for any net that is used without definition, which often happens on typo's and spelling errors. Use the connectivity warnings in the analysis report to find these problems.



- ▶ Analyse code and perform optimisations (trim dead paths, check connectivity, etc.)
- ▶ Synthesise logic tables from expressions
- ▶ Match the logic tables and data flow graphs to the target hardware architecture
- ▶ Synthesise connection graphs

Note: Verilog automatically generates a 1-bit wire for any net that is used without definition, which often happens on typo's and spelling errors. Use the connectivity warnings in the analysis report to find these problems.




- ▶ Analyse code and perform optimisations (trim dead paths, check connectivity, etc.)
- ▶ Synthesise logic tables from expressions
- ▶ Match the logic tables and data flow graphs to the target hardware architecture
- ▶ Synthesise connection graphs


Note: Verilog automatically generates a 1-bit wire for any net that is used without definition, which often happens on typo's and spelling errors. Use the connectivity warnings in the analysis report to find these problems.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
- ...
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
-
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
 -
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
-
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
-
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.





- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.




- ▶ The fitter performs a place and route function (similar to a PCB auto-router)
- ▶ This is a computationally-intensive process, so be patient
... ..
- ▶ Uses design constraints:
 - ▶ Clock rate
 - ▶ Combinational logic time delay
 - ▶ Multi-cycle timing requirements
 - ▶ False-path specifications
 - ▶ Routing delay
 - ▶ External timing requirements
 - ▶ User-defined placement
 - ▶ etc.









- ▶ SOF \Rightarrow SRAM Object File
- ▶ POF \Rightarrow Programmer Object File
- ▶ RBF \Rightarrow Raw Binary File
- ▶ BOF \Rightarrow Borph Object File



Outline

Introduction

FPGA Internals

The DE10-Lite

Development Cycle

JTAG


Verilog Basics

Practical



JTAG – Joint Test Action Group


31 of 66



- ▶ Originally intended for testing soldering quality on populated PCBs
- ▶ Connects to the PC over USB / Ethernet / etc.
- ▶ Connected devices form a long chain of shift-registers

JTAG – Joint Test Action Group


31 of 66



- ▶ Originally intended for testing soldering quality on populated PCBs
- ▶ Connects to the PC over USB / Ethernet / etc.
- ▶ Connected devices form a long chain of shift-registers

JTAG – Joint Test Action Group


31 of 66



- ▶ Originally intended for testing soldering quality on populated PCBs
- ▶ Connects to the PC over USB / Ethernet / etc.
- ▶ Connected devices form a long chain of shift-registers

JTAG – Joint Test Action Group


31 of 66



- ▶ Originally intended for testing soldering quality on populated PCBs
- ▶ Connects to the PC over USB / Ethernet / etc.
- ▶ Connected devices form a long chain of shift-registers

JTAG – Joint Test Action Group


32 of 66



- ▶ TCK: Test Clock
- ▶ TDI: Test Data In
- ▶ TDO: Test Data Out
- ▶ TMS: Test Mode Select
- ▶ Taps could include: Device pins; Internal flash; Status registers; Debug registers; Virtual JTAG interface; etc.

JTAG – Joint Test Action Group


32 of 66



- ▶ TCK: Test Clock
- ▶ TDI: Test Data In
- ▶ TDO: Test Data Out
- ▶ TMS: Test Mode Select
- ▶ Taps could include: Device pins; Internal flash; Status registers; Debug registers; Virtual JTAG interface; etc.

JTAG – Joint Test Action Group


32 of 66



- ▶ TCK: Test Clock
- ▶ TDI: Test Data In
- ▶ TDO: Test Data Out
- ▶ TMS: Test Mode Select
- ▶ Taps could include: Device pins; Internal flash; Status registers; Debug registers; Virtual JTAG interface; etc.

JTAG – Joint Test Action Group


32 of 66



- ▶ TCK: Test Clock
- ▶ TDI: Test Data In
- ▶ TDO: Test Data Out
- ▶ TMS: Test Mode Select
- ▶ Taps could include: Device pins; Internal flash; Status registers; Debug registers; Virtual JTAG interface; etc.

JTAG – Joint Test Action Group


32 of 66



- ▶ TCK: Test Clock
- ▶ TDI: Test Data In
- ▶ TDO: Test Data Out
- ▶ TMS: Test Mode Select
- ▶ Taps could include: Device pins; Internal flash; Status registers; Debug registers; Virtual JTAG interface; etc.

JTAG – Joint Test Action Group


32 of 66



- ▶ TCK: Test Clock
- ▶ TDI: Test Data In
- ▶ TDO: Test Data Out
- ▶ TMS: Test Mode Select
- ▶ Taps could include: Device pins; Internal flash; Status registers; Debug registers; Virtual JTAG interface; etc.

JTAG – Joint Test Action Group


32 of 66



- ▶ TCK: Test Clock
- ▶ TDI: Test Data In
- ▶ TDO: Test Data Out
- ▶ TMS: Test Mode Select
- ▶ Taps could include: Device pins; Internal flash; Status registers; Debug registers; Virtual JTAG interface; etc.

JTAG – Joint Test Action Group

32 of 66



- ▶ TCK: Test Clock
- ▶ TDI: Test Data In
- ▶ TDO: Test Data Out
- ▶ TMS: Test Mode Select
- ▶ Taps could include: Device pins; Internal flash; Status registers; Debug registers; Virtual JTAG interface; etc.

Quartus includes powerful JTAG-based debugging tools – find online tutorials and play around with:

- ▶ Sources & Probes (also in today's practical)
<https://www.youtube.com/watch?v=Mftgi3l8Nrc>
- ▶ In-system memory editor
https://www.youtube.com/watch?v=_VcVtFvJnuY
- ▶ Signal-tap logic analyser
<https://www.youtube.com/watch?v=vhkzxCEXuaA>



Quartus includes powerful JTAG-based debugging tools – find online tutorials and play around with:

- ▶ Sources & Probes (also in today's practical)
<https://www.youtube.com/watch?v=Mftgi318Nrc>
- ▶ In-system memory editor
https://www.youtube.com/watch?v=_VcVtFvJnuY
- ▶ Signal-tap logic analyser
<https://www.youtube.com/watch?v=vhkzxCEXuaA>



Quartus includes powerful JTAG-based debugging tools – find online tutorials and play around with:

- ▶ Sources & Probes (also in today's practical)

<https://www.youtube.com/watch?v=Mftgi318Nrc>

- ▶ In-system memory editor

https://www.youtube.com/watch?v=_VcVtFvJnuY

- ▶ Signal-tap logic analyser

<https://www.youtube.com/watch?v=vhkzxCEXuaA>



Quartus includes powerful JTAG-based debugging tools – find online tutorials and play around with:

- ▶ Sources & Probes (also in today's practical)
<https://www.youtube.com/watch?v=Mftgi318Nrc>
- ▶ In-system memory editor
https://www.youtube.com/watch?v=_VcVtFvJnuY
- ▶ Signal-tap logic analyser
<https://www.youtube.com/watch?v=vhkzxCEXuaA>



Coffee Break...

34 of 66



Outline

Introduction

FPGA Internals

The DE10-Lite

Development Cycle

JTAG

Verilog Basics

Practical



```
/* Use comments to describe the function...
   Multiple lines are possible */

module MyModule(
    input          Clock, // Try to be consistent
    input          Reset, // on port placement

    input  [ 7:0]Input,   // Note that Verilog is
    output [ 9:0]Output,  // case sensitive
    inout  [12:0]Bidirectional
);

// The module body goes here...

endmodule
```



```
wire      A;           // A single-bit wire
wire [7:0]B;           // An 8-bit wire
wire [7:0]C[5:0];      // A 6-element array of 8-bit wires

wire [7:0]X = B + C[3]; // Wire definition and
                        // assignment in one
```

- ▶ Wires are internal connections
- ▶ See them as wires on a bread-board



```
wire      A;           // A single-bit wire
wire [7:0]B;          // An 8-bit wire
wire [7:0]C[5:0];     // A 6-element array of 8-bit wires

wire [7:0]X = B + C[3]; // Wire definition and
                        // assignment in one
```

- ▶ Wires are internal connections
- ▶ See them as wires on a bread-board




```
wire      A;           // A single-bit wire
wire [7:0]B;           // An 8-bit wire
wire [7:0]C[5:0];      // A 6-element array of 8-bit wires


wire [7:0]X = B + C[3]; // Wire definition and
                        // assignment in one
```

- ▶ Wires are internal connections
- ▶ See them as wires on a bread-board





```
module PWM_Filter(input V1, output V2, input GND);  
  wire Blue; wire White = V1; wire Cyan = GND;  
  Resistor #( 680) R1(White, Blue);  
  Capacitor #(10000) C1(Blue , Cyan);  
  assign V2 = Blue;  
endmodule
```



```
module PWM_Filter(input V1, output V2, input GND);  
  Resistor #( 680) R1(V1, V2 );  
  Capacitor #(10000) C1(V2, GND);  
endmodule
```

```
wire [7:0] X, Y, Z; // Defines 3x 8-bit wires
wire      A, B, C; // Defines 3x 1-bit wires

assign A = &X; // AND-reduce X and assign to A
assign B = |Y; // OR-reduce Y and assign to B
assign C = ^Z; // XOR-reduce Z and assign to C
assign B = !Y; // Logical NOT: equivalent to B = ~|Y
```



```
wire [7:0] X, Y, Z; // Defines 3x 8-bit wires

assign Z = -X;      // 2's complement X and assign to Z
assign Z = ~Y;      // Bitwise NOT Y and assign to Z
assign Z = X | Y;    // Bitwise OR X with Y and assign to Z
assign Z = X & Y;    // Bitwise AND X with Y and assign to Z
assign Z = X ^ Y;    // Bitwise XOR X with Y and assign to Z
```



```
wire [7:0] A;  
wire [3:0] B, C;  
  
assign A = {B, C}; // Concatenates B--C and assign to A  
assign {B, C} = A; // Assign A to the concatenation B--C  
assign A = {2{B}}; // Replicate B 2 times and assign to A
```



```
wire [ 7:0] A, B, C;  
wire [15:0] X;
```

```
assign A = B + C; // Add C to B and assign to A  
assign A = B - C; // Subtract C from B and assign to A  
assign X = B * C; // Multiply B by C and assign to X
```

```
assign A = B << 5; // Left-shift B and assign to A  
assign A = B >> 6; // Right-shift B and assign to A
```



```
wire [ 7:0]A, B, C;  
wire      X;
```

```
assign X = A > B; // A greater than B?      Result to X  
assign X = A < B; // A less than B?         Result to X  
assign X = A >= B; // A greater or equal to B? Result to X  
assign X = A <= B; // A less or equal to B?   Result to X  
assign X = A == B; // A equal to B?  A       Result to X  
assign X = A != B; // A not equal to B?      Result to X
```

```
assign X = A && B; // Equivalent to X = (|A) & (|B)  
assign X = A || B; // Equivalent to X = (|A) | (|B)
```

```
assign C = X ? A : B // If X is 1, assign A to C,  
                    // otherwise assign B to C
```



- ▶ All operations are unsigned, unless specified otherwise
- ▶ The following always yield unsigned results:
 - ▶ Any operation with at least one unsigned operand
 - ▶ A literal without the 's' modifier
 - ▶ Bit-select (eg. A[5])
 - ▶ Part-select (eg. A[5:3])
 - ▶ Concatenations

```
wire      [ 7:0]A; // Unsigned vector
wire signed [ 7:0]B; // Signed vector
wire signed [15:0]X; // Signed vector

assign X = $signed(A) * B; // A must be cast
```



- ▶ All operations are unsigned, unless specified otherwise
- ▶ The following always yield unsigned results:
 - ▶ Any operation with at least one unsigned operand
 - ▶ A literal without the 's' modifier
 - ▶ Bit-select (eg. A[5])
 - ▶ Part-select (eg. A[5:3])
 - ▶ Concatenations

```
wire      [ 7:0]A; // Unsigned vector
```

```
wire signed [ 7:0]B; // Signed vector
```

```
wire signed [15:0]X; // Signed vector
```

```
assign X = $signed(A) * B; // A must be cast
```



- ▶ All operations are unsigned, unless specified otherwise
- ▶ The following always yield unsigned results:
 - ▶ Any operation with at least one unsigned operand
 - ▶ A literal without the 's' modifier
 - ▶ Bit-select (eg. A[5])
 - ▶ Part-select (eg. A[5:3])
 - ▶ Concatenations

```
wire      [ 7:0]A; // Unsigned vector
```

```
wire signed [ 7:0]B; // Signed vector
```

```
wire signed [15:0]X; // Signed vector
```

```
assign X = $signed(A) * B; // A must be cast
```



- ▶ All operations are unsigned, unless specified otherwise
- ▶ The following always yield unsigned results:
 - ▶ Any operation with at least one unsigned operand
 - ▶ A literal without the 's' modifier
 - ▶ Bit-select (eg. A[5])
 - ▶ Part-select (eg. A[5:3])
 - ▶ Concatenations

```
wire      [ 7:0]A; // Unsigned vector
```

```
wire signed [ 7:0]B; // Signed vector
```

```
wire signed [15:0]X; // Signed vector
```

```
assign X = $signed(A) * B; // A must be cast
```



- ▶ All operations are unsigned, unless specified otherwise
- ▶ The following always yield unsigned results:
 - ▶ Any operation with at least one unsigned operand
 - ▶ A literal without the 's' modifier
 - ▶ Bit-select (eg. A[5])
 - ▶ Part-select (eg. A[5:3])
 - ▶ Concatenations

```
wire      [ 7:0]A; // Unsigned vector
```

```
wire signed [ 7:0]B; // Signed vector
```

```
wire signed [15:0]X; // Signed vector
```

```
assign X = $signed(A) * B; // A must be cast
```



- ▶ All operations are unsigned, unless specified otherwise
- ▶ The following always yield unsigned results:
 - ▶ Any operation with at least one unsigned operand
 - ▶ A literal without the 's' modifier
 - ▶ Bit-select (eg. `A[5]`)
 - ▶ Part-select (eg. `A[5:3]`)
 - ▶ Concatenations

```
wire      [ 7:0]A; // Unsigned vector
```

```
wire signed [ 7:0]B; // Signed vector
```

```
wire signed [15:0]X; // Signed vector
```

```
assign X = $signed(A) * B; // A must be cast
```



- ▶ All operations are unsigned, unless specified otherwise
- ▶ The following always yield unsigned results:
 - ▶ Any operation with at least one unsigned operand
 - ▶ A literal without the 's' modifier
 - ▶ Bit-select (eg. `A[5]`)
 - ▶ Part-select (eg. `A[5:3]`)
 - ▶ Concatenations

```
wire      [ 7:0]A; // Unsigned vector
```

```
wire signed [ 7:0]B; // Signed vector
```

```
wire signed [15:0]X; // Signed vector
```

```
assign X = $signed(A) * B; // A must be cast
```



- ▶ In general, most operations should be done using standard unsigned arithmetic
- ▶ In the rare cases where the sign makes a difference (multiplication and relational statements), cast explicitly

```
wire [ 7:0]A;  
wire [ 7:0]B;  
wire [15:0]X;
```

```
assign X = $signed(A) * $signed(B);
```

```
PWM PWM1(Clk, {~X[15], X[14:0]}, PWM_Output);
```



- ▶ In general, most operations should be done using standard unsigned arithmetic
- ▶ In the rare cases where the sign makes a difference (multiplication and relational statements), cast explicitly

```
wire [ 7:0]A;  
wire [ 7:0]B;  
wire [15:0]X;
```

```
assign X = $signed(A) * $signed(B);
```

```
PWM PWM1(Clk, {~X[15], X[14:0]}, PWM_Output);
```



Note: Verilog does not enforce vector length matching:

- ▶ If the left-hand-side is longer than the right-hand-side, the most-significant side is padded with zeros
- ▶ If the left-hand-side is shorter than the right-hand-side, the most-significant side is truncated
- ▶ **This is done without warning!**
- ▶ Consult the “Connectivity Checks” report of the Analysis and Synthesis compilation stage to check for unintended size-mismatches



Note: Verilog does not enforce vector length matching:

- ▶ If the left-hand-side is longer than the right-hand-side, the most-significant side is padded with zeros
- ▶ If the left-hand-side is shorter than the right-hand-side, the most-significant side is truncated
- ▶ **This is done without warning!**
- ▶ Consult the “Connectivity Checks” report of the Analysis and Synthesis compilation stage to check for unintended size-mismatches

1	0	1	1
---	---	---	---

 11 or -5

0	0	0	0	1	0	1	1
---	---	---	---	---	---	---	---

 11

Note: Verilog does not enforce vector length matching:

- ▶ If the left-hand-side is longer than the right-hand-side, the most-significant side is padded with zeros
- ▶ If the left-hand-side is shorter than the right-hand-side, the most-significant side is truncated
- ▶ **This is done without warning!**
- ▶ Consult the “Connectivity Checks” report of the Analysis and Synthesis compilation stage to check for unintended size-mismatches

0	1	1	1	1	0	1	1
---	---	---	---	---	---	---	---

 123

1	0	1	1
---	---	---	---

 11

Note: Verilog does not enforce vector length matching:

- ▶ If the left-hand-side is longer than the right-hand-side, the most-significant side is padded with zeros
- ▶ If the left-hand-side is shorter than the right-hand-side, the most-significant side is truncated
- ▶ **This is done without warning!**
- ▶ Consult the “Connectivity Checks” report of the Analysis and Synthesis compilation stage to check for unintended size-mismatches



Note: Verilog does not enforce vector length matching:

- ▶ If the left-hand-side is longer than the right-hand-side, the most-significant side is padded with zeros
- ▶ If the left-hand-side is shorter than the right-hand-side, the most-significant side is truncated
- ▶ **This is done without warning!**
- ▶ Consult the “Connectivity Checks” report of the Analysis and Synthesis compilation stage to check for unintended size-mismatches



```
// All underscores "_" are ignored
5'b_1_0110 // 5-bit binary
11'h_5_CE // 11-bit hexadecimal
13'o_1_7642 // 13-bit octal
17'd_123_456 // 17-bit decimal
```

```
"H" // 8-bit ASCII constant
```

```
// Left bits (most significant) are padded with zeros,
// unless the most significant specified is 'Z' or 'X'
78'bZ // 78-bit high-impedance
```

```
// Use the 's' specifier for "signed" literals
-8'sd125 // 2's complement of the positive
// signed decimal constant 125
```



```
module My_Submodule(input Clk, input A, input B, output X);  
    // Module body...  
endmodule
```

```
module Top_Level(  
    input  Clock_50MHz,  
    input  Input1, Input2,  
    output Output  
);  
  
    // Positional port mapping:  
    My_Submodule Instance_1(  
        Clock_50MHz,  
        Input1, Input2,  
        Output  
    );
```



```
module My_Submodule(input Clk, input A, input B, output X);  
    // Module body...  
endmodule
```

```
module Top_Level(  
    input  Clock_50MHz,  
    input  Input1, Input2,  
    output Output  
);  
  
    // Named port mapping:  
    My_Submodule Instance_2(  
        .X  (Output      ),  
        .A  (Input1      ),  
        .B  (Input2      ),  
        .Clk(Clock_50MHz)  
    );
```



Outline

Introduction

FPGA Internals

The DE10-Lite

Development Cycle

JTAG

Verilog Basics

Practical



- ▶ Creating and setting up a new project (from scratch)
- ▶ Compiling the design and programming the device
- ▶ JTAG-based debugging tools
- ▶ **Note:** The White Lab is re-imaged daily, so remember to save your project somewhere else at the end of the day



- ▶ Creating and setting up a new project (from scratch)
- ▶ Compiling the design and programming the device
- ▶ JTAG-based debugging tools
- ▶ **Note:** The White Lab is re-imaged daily, so remember to save your project somewhere else at the end of the day



- ▶ Creating and setting up a new project (from scratch)
- ▶ Compiling the design and programming the device
- ▶ JTAG-based debugging tools
- ▶ **Note:** The White Lab is re-imaged daily, so remember to save your project somewhere else at the end of the day





- ▶ Creating and setting up a new project (from scratch)
- ▶ Compiling the design and programming the device
- ▶ JTAG-based debugging tools
- ▶ **Note:** The White Lab is re-imaged daily, so remember to save your project somewhere else at the end of the day



IDE Layout

47 of 66





New Project Wizard

49 of 66

New Project Wizard

Directory, Name, Top-Level Entity

What is the working directory for this project?

C:\JPT\Projects\16\1608 - FPGA Master Course\Quartus\New Project

What is the name of this project?


MyFirstProject

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

MyFirstProject


Use Existing Project Settings...

< Back Next > Finish Cancel Help



Add Existing Files

49 of 66



Choose a Device

49 of 66

New Project Wizard

Family, Device & Board Settings

Device

Board

Select the family and device you want to target for compilation.

You can install additional device support with the Install Devices command on the Tools menu.

To determine the version of the Quartus Prime software in which your target device is supported, refer to the [Device Support List](#) webpage.

Device family

Family: MAX 10 (DA/DF/DC/SA/SC)

Device: MAX 10 DA

Target device

☐ Auto device selected by the Filter

☒ Specific device selected in 'Available devices' list

☐ Other: n/a

Show in 'Available devices' list

Package: FBGA

Pin count: 484

Core speed grade: 7

Name filter: 10M50DAF484C7G

☒ Show advanced devices

Available devices:

Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier 9-bit e
10M50DAF484C7G	1.2V	49760	360	360	1677312	288

< >

< Back

Next >

Finish

Cancel

Help

Or Choose a Board

49 of 66

New Project Wizard

Family, Device & Board Settings

Device Board

Select the board/development kit you want to target for compilation.

Family: MAX 10 Development Kit: MAX 10 DE10 - Lite


Available boards:

	Name	Version	Family	Device	Vendor	LEs	Total I/O
---	MAX 10 DE10 - Lite	1.0	MAX 10	10M50DAF484C6GES	Altera	49760	360

☒ Create top-level design file.

Can't find your board? Check the [Design Store](#) for additions and search for baseline under Design Examples.

< Back Next > Finish Cancel Help



Or Choose a Board

If you cannot find the DE10-Lite in the list, you'll need to install the **Baseline Pinout** project from the Altera website.

For today – use the “Choose a Device” option.



Or Choose a Board

If you cannot find the DE10-Lite in the list, you'll need to install the **Baseline Pinout** project from the Altera website.

For today – use the “Choose a Device” option.



New Project Wizard

EDA Tool Settings

Specify the other EDA tools used with the Quartus Prime software to develop your project.

EDA tools:

Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/Synth...	<None>	<None>	<input type="checkbox"/> Run this tool automatically to synthesize the current design
Simulation	<None>	<None>	<input type="checkbox"/> Run gate-level simulation automatically after compilation
Board-Level	Timing	<None>	
	Symbol	<None>	
	Signal Integrity	<None>	
	Boundary Scan	<None>	

< Back Next > Finish Cancel Help

New Project Wizard

Summary

When you click Finish, the project will be created with the following settings:


Project directory:	C:\JPT\Projects\16\1608 - FPGA Master Course\Quartus\New Project
Project name:	MyFirstProject
Top-level design entity:	MyFirstProject
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Design template:	n/a
Family name:	MAX 10 (DA/DF/DC/SA/SC)
Device:	10M50DAF484C7G
Board:	n/a
EDA tools:	
Design entry/synthesis:	<None> (<None>)
Simulation:	<None> (<None>)
Timing analysis:	0
Operating conditions:	
Core voltage:	1.2V
Junction temperature range:	0-85 °C


< Back Next > **Finish** Cancel Help



Project Tree


50 of 66






Device and Pin Options

51 of 66




Enable Memory Initialisation

51 of 66




Unused Pins to Tri-state

51 of 66




Output Files Folder


51 of 66




Compiler Optimisation Mode

51 of 66








Creating the Top-level Module

52 of 66

```
module MyFirstProject (  
    input  [9:0]Switch,  
    output [9:0]LED  
);  
  
assign LED = Switch;  
  
endmodule
```



Save the Top-level Module

53 of 66

Quartus Prime Lite Edition - C:/PT/Projects/16/1608 - FPGA Master Course/Quartus/New Project/MyFirstProject - MyFirstProject

File Edit View Project Assignments Processing Tools Window Help

MyFirstProject

Entity/instance

MAX 10: 10M5000AF40AC7G

MyFirstProject

```
module MyFirstProject(  
    input [8:0] switch,  
    output [8:0] LED  
)  
    Assign LED <= switch;  
endmodule
```

Verilog1.v*

Save As

Organization: < PT > Projects > 16 > 1608 - FPGA Master Course > Quartus > New Project

File name: MyFirstProject

Save as type: Verilog HDL Files (*.v *.vlg *.verilog)

☒ Add file to current project

Save Cancel

Task

Compilation

Task

- Complete Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate programming file)
 - TimeQuest Timing Analysis
 - EDA Toolset Writer
 - ESD Settings
 - Program Device (Open Programmer)

Messages

Type ID Message

213020 Default device 10M08QAF484C8G is automatically selected for the device family MAX 10

System (1) Processing

0% 00:00:00

Run Analysis and Elaboration

54 of 66

The screenshot displays the Quartus Prime IDE interface. The main window shows the 'Flow Summary' for 'MyFirstProject'. The 'Table of Contents' on the left lists various flow steps, with 'Analysis & Elaboration' selected. The 'Flow Summary' pane on the right provides a detailed overview of the project's status and resources.

Flow Status	Successful - Sat Jun 10 12:23:38 2017
Quartus Prime Version	16.1.0 Build 190 10/24/2016 SJ Lite Edition
Revision Name	MyFirstProject
Top-level Entity Name	MyFirstProject
Family	MAX 10
Device	10M5000AF484C7G
Timing Models	Final
Total logic elements	N/A until Partition Merge
Total registers	N/A until Partition Merge
Total pins	N/A until Partition Merge
Total virtual pins	N/A until Partition Merge
Total memory bits	N/A until Partition Merge
Embedded Multiplier 9-bit elements	N/A until Partition Merge
Total FPGAs	N/A until Partition Merge
LFM blocks	N/A until Partition Merge
ADC blocks	N/A until Partition Merge

The 'Messages' window at the bottom shows the following log:

```
18216 number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
20030 Parallel compilation is enabled and will use 2 of the 2 processors detected
12021 Found 1 design units, including 1 entities, in source file myfirstproject.v
12321 elaborating entity "myfirstproject" for the top level hierarchy
Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning
```

Open the Pin Planner

55 of 66

Pin Planner - C:\PT\Projects\51038 - FPGA Master Course\Quartus\New Project\MyFirstProject - MyFirstProject

File Edit View Processing Tools Window Help

Report Report not available

Groups Report

Tools

- Early Pin Planning
 - Early Pin Planning...
 - Run I/O Assignment Analysis...
 - Export Pin Assignments...
- Pin Finder...
- Highlight Pins
 - I/O Banks
 - VREF Groups
 - Edges
- Clock Pins
 - Clock
 - PLLDLL Input
 - PLLDLL Output

Top View - Wire Bond
MAX 10-10M50DAF484C7G

Pin Legend

- Symbol Pin Type
- User I/O
- User assigned I...
- Filter assigned I...
- Unbonded pad
- Reserved pin
- Other config...
- DEV_DE
- DEV_CLR
- DIFF_n
- DIFF_p
- DQ
- DQS
- DQS_n
- CLK_p
- CLK_n
- Other PLL
- Other dual purp...
- TDI
- TCK

Named Edit

Route Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
LED[0]	Output	PM_A11	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
LED[0]	Output	PM_A11	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
LED[7]	Output	PM_D14	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
LED[4]	Output	PM_E14	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
LED[5]	Output	PM_C13	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
LED[4]	Output	PM_D13	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
LED[3]	Output	PM_B10	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
LED[2]	Output	PM_A10	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
LED[1]	Output	PM_A9	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
LED[0]	Output	PM_A8	7	E7_NO	3.3-V LVTTTL		0mA (default)	2 (default)		
Switch[9]	Input	PM_F15	7	E7_NO	3.3-V LVTTTL		0mA (default)			
Switch[8]	Input	PM_B14	7	E7_NO	3.3-V LVTTTL		0mA (default)			
Switch[7]	Input	PM_A14	7	E7_NO	3.3-V LVTTTL		0mA (default)			
Switch[6]	Input	PM_A13	7	E7_NO	3.3-V LVTTTL		0mA (default)			
Switch[5]	Input	PM_B12	7	E7_NO	3.3-V LVTTTL		0mA (default)			
Switch[4]	Input	PM_C12	7	E7_NO	3.3-V LVTTTL		0mA (default)			
Switch[3]	Input	PM_D12	7	E7_NO	3.3-V LVTTTL		0mA (default)			
Switch[1]	Input	PM_C11	7	E7_NO	3.3-V LVTTTL		0mA (default)			
Switch[0]	Input	PM_C10	7	E7_NO	3.3-V LVTTTL		0mA (default)			

Filter: Pins all

0% 00:00:00



Easier Pin-assignments...

56 of 66

- ▶ Copy from PDF manual to Excel
- ▶ Copy from Excel to Quartus Settings File (QSF)

	A	B	C	D	E	F
1	set_location_assignment	PIN_C10	-to	Switch[0]		
2	set_location_assignment	PIN_C11	-to	Switch[1]		
3	...					
4						
5	set_location_assignment	PIN_A8	-to	LED[0]		
6	set_location_assignment	PIN_A9	-to	LED[1]		
7	...					
8						
9	set_instance_assignment	-name	IO_STANDARD	3.3-V LVTTTL	-to	Switch
10	set_instance_assignment	-name	IO_STANDARD	3.3-V LVTTTL	-to	LED

- ▶ Copy from PDF manual to Excel
- ▶ Copy from Excel to Quartus Settings File (QSF)

```
set_location_assignment PIN_C10 -to Switch[0]
set_location_assignment PIN_C11 -to Switch[1]
...
```

```
set_location_assignment PIN_A8 -to LED[0]
set_location_assignment PIN_A9 -to LED[1]
...
```

```
set_instance_assignment \
  -name IO_STANDARD "3.3-V LVTTL" -to Switch
set_instance_assignment \
  -name IO_STANDARD "3.3-V LVTTL" -to LED
```



- ▶ Use a slow slew-rate to limit bandwidth on long lines
- ▶ Use a fast slew-rate for time-critical signals
- ▶ Use a high drive strength for LEDs
- ▶ Use a high drive strength for pins that are higher speed and / or capacitively loaded
- ▶ Use a low drive strength when saving power is required (also limits the bandwidth)
- ▶ The MAX-10 supports Schmitt-triggered inputs



- ▶ Use a slow slew-rate to limit bandwidth on long lines
- ▶ Use a fast slew-rate for time-critical signals
- ▶ Use a high drive strength for LEDs
- ▶ Use a high drive strength for pins that are higher speed and / or capacitively loaded
- ▶ Use a low drive strength when saving power is required (also limits the bandwidth)
- ▶ The MAX-10 supports Schmitt-triggered inputs



- ▶ Use a slow slew-rate to limit bandwidth on long lines
- ▶ Use a fast slew-rate for time-critical signals
- ▶ Use a high drive strength for LEDs
- ▶ Use a high drive strength for pins that are higher speed and / or capacitively loaded
- ▶ Use a low drive strength when saving power is required (also limits the bandwidth)
- ▶ The MAX-10 supports Schmitt-triggered inputs



- ▶ Use a slow slew-rate to limit bandwidth on long lines
- ▶ Use a fast slew-rate for time-critical signals
- ▶ Use a high drive strength for LEDs
- ▶ Use a high drive strength for pins that are higher speed and / or capacitively loaded
- ▶ Use a low drive strength when saving power is required (also limits the bandwidth)
- ▶ The MAX-10 supports Schmitt-triggered inputs



- ▶ Use a slow slew-rate to limit bandwidth on long lines
- ▶ Use a fast slew-rate for time-critical signals
- ▶ Use a high drive strength for LEDs
- ▶ Use a high drive strength for pins that are higher speed and / or capacitively loaded
- ▶ Use a low drive strength when saving power is required (also limits the bandwidth)
- ▶ The MAX-10 supports Schmitt-triggered inputs



- ▶ Use a slow slew-rate to limit bandwidth on long lines
- ▶ Use a fast slew-rate for time-critical signals
- ▶ Use a high drive strength for LEDs
- ▶ Use a high drive strength for pins that are higher speed and / or capacitively loaded
- ▶ Use a low drive strength when saving power is required (also limits the bandwidth)
- ▶ The MAX-10 supports Schmitt-triggered inputs



Run Full Compilation

58 of 66

The screenshot displays the Quartus Prime IDE interface during a full compilation. The main window shows the 'Flow Summary' for 'MyFirstProject.v', which reports a successful compilation on June 10, 2017. The summary includes details such as the Quartus Prime version (16.1.0), device (10M50D4F-40AC7G), and various resource usage statistics like logic elements, registers, pins, and memory bits.

The 'Messages' window at the bottom provides a detailed log of the compilation process. It includes the following messages:

- 18216 number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
- 10905 Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
- 204019 Generated File myFirstProject.svf in Folder "C:\JPF\Projects\16\1608 - FPGA Master Course\Quartus\New Projects\MyFirstProject - MyFirstProject" for EDA simulation tool
- 293000 Quartus Prime Full Compilation was successful. 0 errors, 2 warnings

The status bar at the bottom indicates the system is in 'Processing (12%)'.



Run Full Compilation

58 of 66

Note the red “Timing Analyser” report...



Run Full Compilation

58 of 66

Note the red “Timing Analyser” report...
We'll worry about that tomorrow...



- ▶ Plug in the DE10-Lite and open the Programmer Window
- ▶ Make sure the “Hardware Setup” says “USB-Blaster”
- ▶ If you cannot select the USB-Blaster from the list of hardware devices, you’ll need to update the driver – point your Device-Manager’s “Update Driver” wizard to `C:/intel/16.1/quartus/drivers`
- ▶ Click on “Add File...” and choose `output_files/MyFirstProject.sof`
- ▶ Click on “Start” to program the FPGA
- ▶ Play with the switches to make sure your design is working
- ▶ The SOF is volatile. If you’re happy with the design and want to make it non-volatile, choose `output_files/MyFirstProject.pof` instead.



- ▶ Plug in the DE10-Lite and open the Programmer Window
- ▶ Make sure the “Hardware Setup” says “USB-Blaster”
- ▶ If you cannot select the USB-Blaster from the list of hardware devices, you'll need to update the driver – point your Device-Manager's “Update Driver” wizard to `C:/intel/16.1/quartus/drivers`
- ▶ Click on “Add File...” and choose `output_files/MyFirstProject.sof`
- ▶ Click on “Start” to program the FPGA
- ▶ Play with the switches to make sure your design is working
- ▶ The SOF is volatile. If you're happy with the design and want to make it non-volatile, choose `output_files/MyFirstProject.pof` instead.



- ▶ Plug in the DE10-Lite and open the Programmer Window
- ▶ Make sure the “Hardware Setup” says “USB-Blaster”
- ▶ If you cannot select the USB-Blaster from the list of hardware devices, you’ll need to update the driver – point your Device-Manager’s “Update Driver” wizard to `C:/intel/16.1/quartus/drivers`
- ▶ Click on “Add File...” and choose `output_files/MyFirstProject.sof`
- ▶ Click on “Start” to program the FPGA
- ▶ Play with the switches to make sure your design is working
- ▶ The SOF is volatile. If you’re happy with the design and want to make it non-volatile, choose `output_files/MyFirstProject.pof` instead.



- ▶ Plug in the DE10-Lite and open the Programmer Window
- ▶ Make sure the “Hardware Setup” says “USB-Blaster”
- ▶ If you cannot select the USB-Blaster from the list of hardware devices, you’ll need to update the driver – point your Device-Manager’s “Update Driver” wizard to
`C:/intel/16.1/quartus/drivers`
- ▶ Click on “Add File...” and choose
`output_files/MyFirstProject.sof`
- ▶ Click on “Start” to program the FPGA
- ▶ Play with the switches to make sure your design is working
- ▶ The SOF is volatile. If you’re happy with the design and want to make it non-volatile, choose
`output_files/MyFirstProject.pof` instead.



- ▶ Plug in the DE10-Lite and open the Programmer Window
- ▶ Make sure the “Hardware Setup” says “USB-Blaster”
- ▶ If you cannot select the USB-Blaster from the list of hardware devices, you’ll need to update the driver – point your Device-Manager’s “Update Driver” wizard to
`C:/intel/16.1/quartus/drivers`
- ▶ Click on “Add File...” and choose
`output_files/MyFirstProject.sof`
- ▶ Click on “Start” to program the FPGA
- ▶ Play with the switches to make sure your design is working
- ▶ The SOF is volatile. If you’re happy with the design and want to make it non-volatile, choose
`output_files/MyFirstProject.pof` instead.



- ▶ Plug in the DE10-Lite and open the Programmer Window
- ▶ Make sure the “Hardware Setup” says “USB-Blaster”
- ▶ If you cannot select the USB-Blaster from the list of hardware devices, you’ll need to update the driver – point your Device-Manager’s “Update Driver” wizard to
`C:/intel/16.1/quartus/drivers`
- ▶ Click on “Add File...” and choose
`output_files/MyFirstProject.sof`
- ▶ Click on “Start” to program the FPGA
- ▶ Play with the switches to make sure your design is working
- ▶ The SOF is volatile. If you’re happy with the design and want to make it non-volatile, choose
`output_files/MyFirstProject.pof` instead.



- ▶ Plug in the DE10-Lite and open the Programmer Window
- ▶ Make sure the “Hardware Setup” says “USB-Blaster”
- ▶ If you cannot select the USB-Blaster from the list of hardware devices, you’ll need to update the driver – point your Device-Manager’s “Update Driver” wizard to
`C:/intel/16.1/quartus/drivers`
- ▶ Click on “Add File...” and choose
`output_files/MyFirstProject.sof`
- ▶ Click on “Start” to program the FPGA
- ▶ Play with the switches to make sure your design is working
- ▶ The SOF is volatile. If you’re happy with the design and want to make it non-volatile, choose
`output_files/MyFirstProject.pof` instead.



Save the Configuration

59 of 66

Quartus Prime Lite Edition - C:\PT\Projects\16\1608 - FPGA Master Course\Quartus\New Project\MyFirstProject - MyFirstProject

File Edit View Project Assignments Processing Tools Window Help

Project Navigator: MyFirstProject

Entity Instance: MAX 10: 10M50DAF40AC7G

MyFirstProject

Hardware Setup: USB-Blaster [USB-E] Mode: JTAG Progress:

Enable real-time ISP to allow background programming when available

File: output_files\MyFirstProject.cdf Device: 10M50DAF40A4 Checksum: 00271069 Usercode: 00271069 Program/Configure: [X] Verify: [] Blank Check: [] Examine: [] Security Bit: [] Erase: [] ISP CLAMP: []

Tasks: Compilation

Task	Time
Complete Design	00:01:56
Analysis & Synthesis	00:00:16
Fitter (Place & Route)	00:00:25
Assembler (Generate programming file)	00:00:10
TimeQuest Timing Analysis	00:00:07
EDA Netlist Writer	00:00:55
EDS Settings	
Program Device (Open Programmer)	

Messages: Type ID Message

- 18216 number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
- 10905 Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
- 204019 Generated File myFirstProject.svf in folder "C:\PT\Projects\16\1608 - FPGA Master Course\Quartus\New Project\simulation\modelsim*" for EDA simulation tool
- Quartus Prime EDA Netlist writer was successful. 0 errors, 2 warnings
- 293000 Quartus Prime Full Compilation was successful. 0 errors, 15 warnings

System (3) Processing (125)

Save As

Organize New folder

Name	Date modified	Type	Size
LaTeX			
Notes			
Octave			
Python			
Quartus			
DEV14	2017-06-10 12:54	File folder	
Example	2017-06-10 12:53	File folder	
Max10	2017-06-10 12:54	File folder	
Max10	2017-06-10 12:54	File folder	
New IP			
db			
incr			
output			

File name: MyFirstProject.cdf

Save as type: Chain Description Files (*.cdf)

Add file to current project

Save Cancel







- ▶ The IP Catalogue is used to create wrapper modules for:


- ▶ Internal RAM,
- ▶ Phase-locked loops
- ▶ DDR controllers
- ▶ PCIe controllers
- ▶ DSP modules
- ▶ ADC modules
- ▶ etc.

- ▶ More about that tomorrow.
For now, choose Sources
and Probes...



- ▶ The IP Catalogue is used to create wrapper modules for:
 - ▶ Internal RAM,
 - ▶ Phase-locked loops
 - ▶ DDR controllers
 - ▶ PCIe controllers
 - ▶ DSP modules
 - ▶ ADC modules
 - ▶ etc.
- ▶ More about that tomorrow. For now, choose Sources and Probes...



 New IP Variation ✕

Your IP settings will be saved in a .qsys file.

Create IP Variation


Entity name:

Save in folder: ...

Target Device

Family: ▼

Device: ▼

 Info: Your IP will be saved in C:\JPT\Projects\16\1608 - FPGA Master Course\Quartus\New Project\MegaF

< >

OK

Set the Parameters

62 of 66

The screenshot shows the 'IP Parameter Editor' window for the component 'Altera In-System Sources & Probes'. The window is titled 'IP Parameter Editor - SourcesAndProbes.qsys' and has a menu bar with 'File', 'Edit', 'System', 'Generate', 'View', 'Tools', and 'Help'. The main area is divided into several sections:

- Parameters:** Shows the system name 'SourcesAndProbes' and the path 'in_system_sources_probes_0'. Below this is the component name 'Altera In-System Sources & Probes' and a 'Details' button.
- Instance Info:** Contains a checked box for 'Automatic Instance Index Assignment'. Below it, 'Instance Index' is set to 0, and 'The Instance ID of this instance (optional):' is set to 'Prb1'.
- Probe Parameters:** Contains 'Probe Port Width [0..512]:' set to 10.
- Source Parameters:** Contains 'Source Port Width [0..512]:' set to 10, 'Hexadecimal initial value for the Source Port:' set to 0, and two unchecked checkboxes: 'Use Source Clock' and 'Use Source Clock Enable'.
- Messages:** A table with columns 'Type', 'Path', and 'Message'.
- Status Bar:** Shows '0 Errors, 0 Warnings' and buttons for 'Generate HDL...' and 'Finish'.

On the right side, there are two panels:

- Details:** Titled 'Altera In-System Sources & Probes' and 'Use Source Clock'. It contains text explaining that data is written to the source port synchronously to the source clock, and each bit utilizes two additional registers to protect data transfer from the JTAG clock domain to the source clock domain against metastable events.
- Presets:** Titled 'Presets for in_system_sources_probes_0'. It shows a 'Project' section with a 'Click New... to create a preset.' button and a 'Library' section with the text 'No presets for Altera In-System Sources & Probes 14'. At the bottom are buttons for 'Apply', 'Update...', 'Delete', and 'New...'.



Generation

Synthesis

Synthesis files are used to compile the system in a Quartus Prime project.

Create HDL design files for synthesis: **Verilog** ▼

☐ Create timing and resource estimates for third-party EDA synthesis tools.

☐ Create block symbol file (.bsf)

Simulation

The simulation model contains generated HDL files for the simulator, and may include simulation-only features.

Simulation scripts for this component will be generated in a vendor-specific sub-directory in the specified output directory.

Follow the guidance in the generated simulation scripts about how to structure your design's simulation scripts and how to use the *ip-setup-simulation* and *ip-make-simscript* command-line utilities to compile all of the files needed for simulating all of the IP in your design.

Create simulation model: **None** ▼

Output Directory


Path: ...

Generate **Cancel**



Open the Wrapper

63 of 66



Instantiate the Module

63 of 66

```
// In the wizard-generated wrapper...
module SourcesAndProbes (
    input  wire [9:0] probe, // probes.probe
    output wire [9:0] source // sources.source
);

// In your module-of-interest...
wire [9:0] Source;
SourcesAndProbes SourcesAndProbes_inst (
    .source(Source),
    .probe (Switch)
);
assign LED = Switch ^ Source;
```

Note: Remember to add the .qip or .qsys file to the project



Or you could use the MegaFunction directly (without the wizard):

```
wire [9:0]Source;

altsource_probe #(
    .instance_id          ("Prb1"),
    .sld_auto_instance_index ("YES"),
    .probe_width          (10),
    .source_width          (10)
) SourcesAndProbes_inst (
    .source_ena(1'b1),
    .source     (Source),
    .probe      (Switch)
);

assign LED = Switch ^ Source;
```



- ▶ Compile and program the FPGA
- ▶ Open the “In-System Sources and Probes Editor” (see next slide)
- ▶ Set up the hardware (USB-Blaster)
- ▶ Select the instance you want (“Prb1” in this case)
- ▶ Click the “Continuously Read Probe Data” toolbar icon:
- ▶ Click to change the source values
- ▶ Play around with it to discover new features



Using the Sources and Probes

65 of 66

- ▶ Compile and program the FPGA
- ▶ Open the “In-System Sources and Probes Editor” (see next slide)
- ▶ Set up the hardware (USB-Blaster)
- ▶ Select the instance you want (“Prb1” in this case)
- ▶ Click the “Continuously Read Probe Data” toolbar icon:
- ▶ Click to change the source values
- ▶ Play around with it to discover new features



- ▶ Compile and program the FPGA
- ▶ Open the “In-System Sources and Probes Editor” (see next slide)
- ▶ Set up the hardware (USB-Blaster)
- ▶ Select the instance you want (“Prb1” in this case)
- ▶ Click the “Continuously Read Probe Data” toolbar icon:
- ▶ Click to change the source values
- ▶ Play around with it to discover new features




- ▶ Compile and program the FPGA
- ▶ Open the “In-System Sources and Probes Editor” (see next slide)
- ▶ Set up the hardware (USB-Blaster)
- ▶ Select the instance you want (“Prb1” in this case)
- ▶ Click the “Continuously Read Probe Data” toolbar icon:
- ▶ Click to change the source values
- ▶ Play around with it to discover new features



Using the Sources and Probes


65 of 66

- ▶ Compile and program the FPGA
- ▶ Open the “In-System Sources and Probes Editor” (see next slide)
- ▶ Set up the hardware (USB-Blaster)
- ▶ Select the instance you want (“Prb1” in this case)
- ▶ Click the “Continuously Read Probe Data” toolbar icon: 
- ▶ Click to change the source values
- ▶ Play around with it to discover new features



Using the Sources and Probes


65 of 66

- ▶ Compile and program the FPGA
- ▶ Open the “In-System Sources and Probes Editor” (see next slide)
- ▶ Set up the hardware (USB-Blaster)
- ▶ Select the instance you want (“Prb1” in this case)
- ▶ Click the “Continuously Read Probe Data” toolbar icon: 
- ▶ Click to change the source values
- ▶ Play around with it to discover new features



Using the Sources and Probes

65 of 66

- ▶ Compile and program the FPGA
- ▶ Open the “In-System Sources and Probes Editor” (see next slide)
- ▶ Set up the hardware (USB-Blaster)
- ▶ Select the instance you want (“Prb1” in this case)
- ▶ Click the “Continuously Read Probe Data” toolbar icon: 
- ▶ Click to change the source values
- ▶ Play around with it to discover new features



Using the Sources and Probes

65 of 66

The screenshot shows the Quartus Prime IDE interface. The 'Tools' menu is open, highlighting 'In-System Sources and Probes Editor'. The main window displays a compilation report for 'MyFirstProject.cdf' with a '100% Successful' status. The report table shows the following details:

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank Check	Examine	Security Bit	Erase	DSP CLAMP
MyFirstProject.cdf	10M50DAF484	00288B03	00288B03	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

The 'IP Catalog' on the right shows the installed IP components, including 'Altera In-System Sources & Probes'. The bottom status bar indicates the system is processing (1166).

Message Log:

- 18216 number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
- 10905 Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
- 204019 Generated file myFirstProject.svo in folder "C:/P1/Projects/16/1608 - FPGA Master Course/Quartus/New Project/simulation/modelsim/" for EDA simulation tool
- Quartus Prime EDA Netlist writer was successful. 0 errors, 2 warnings
- 293000 Quartus Prime Full Compilation was successful. 0 errors, 24 warnings



Using the Sources and Probes

65 of 66

In-System Sources and Probes Editor - C:\PTF\Projects\16100 - FPGA Master Course\Quartus\New Project\MyFirstProject - MyFirstProject - [gpf1.gpf]

File Edit View Processing Tools Window Help

Instance Manager:

Probe read interval:

Current interval: 8 samples per second

☒ Automatic ☐ Manual:

Event log:

Maximum size:

☒ Save data to event log

Write source data:

Instance ID: Status: Unloading data Source: 10 Probe: 10 Name: Pb1

Index:

JTAG Chain Configuration:

Hardware:

Device:

File:

Index	Type	Alias	Name	Data	r0	r1	r2	r3	r4	r5	r6	r7	r8	r9
P0-0	Probe		probe[0]	0										
P1	Probe		probe[1]	0										
P2	Probe		probe[2]	0										
P3	Probe		probe[3]	0										
P4	Probe		probe[4]	0										
P5	Probe		probe[5]	1										
P6	Probe		probe[6]	1										
P7	Probe		probe[7]	0										
P8	Probe		probe[8]	0										
P9	Probe		probe[9]	0										
P10	Probe		probe[10]	0										
S0-0	Source		source[0]	202										
S1	Source		source[1]	0										
S2	Source		source[2]	0										
S3	Source		source[3]	1										
S4	Source		source[4]	0										
S5	Source		source[5]	0										
S6	Source		source[6]	1										
S7	Source		source[7]	1										
S8	Source		source[8]	0										
S9	Source		source[9]	0										
S10	Source		source[10]	0										
S11	Source		source[11]	1										
S12	Source		source[12]	0										
S13	Source		source[13]	0										
S14	Source		source[14]	0										
S15	Source		source[15]	0										
S16	Source		source[16]	0										
S17	Source		source[17]	0										
S18	Source		source[18]	0										
S19	Source		source[19]	0										
S20	Source		source[20]	0										
S21	Source		source[21]	0										
S22	Source		source[22]	0										
S23	Source		source[23]	0										
S24	Source		source[24]	0										
S25	Source		source[25]	0										
S26	Source		source[26]	0										
S27	Source		source[27]	0										
S28	Source		source[28]	0										
S29	Source		source[29]	0										
S30	Source		source[30]	0										
S31	Source		source[31]	0										
S32	Source		source[32]	0										
S33	Source		source[33]	0										
S34	Source		source[34]	0										
S35	Source		source[35]	0										
S36	Source		source[36]	0										
S37	Source		source[37]	0										
S38	Source		source[38]	0										
S39	Source		source[39]	0										
S40	Source		source[40]	0										
S41	Source		source[41]	0										
S42	Source		source[42]	0										
S43	Source		source[43]	0										
S44	Source		source[44]	0										
S45	Source		source[45]	0										
S46	Source		source[46]	0										
S47	Source		source[47]	0										
S48	Source		source[48]	0										
S49	Source		source[49]	0										
S50	Source		source[50]	0										

0% 00:00:00

Select References

66 of 66



Stephen Brown and Zvonko Vranesic
Fundamentals of Digital Logic with Verilog Design, 2nd Edition
ISBN 978-0-07-721164-6



Merrill L Skolnik
Introduction to RADAR Systems
ISBN 978-0-07-288138-7



Mark A. Richards and James A. Scheer
Principles of Modern Radar: Basic Principles
ISBN 978-1-89-112152-4



Deepak Kumar Tala
World of ASIC
<http://www.asic-world.com/>



Jean P. Nicolle
FPGA 4 Fun
<http://www.fpga4fun.com/>



FPGA Development for Radar, Radio-Astronomy and Communications

THE
RADAR
MASTERS COURSE



Dept. Electrical Engineering, University of Cape Town
Private Bag, Rondebosch, 7701, South Africa
<http://www.rrsg.uct.ac.za>



Presented by John-Philip Taylor

Convened by Prof Daniel O'Hagan

Tutored by Stephen Paine and Randy Cheng

Day 1 – 17 July 2017