### FPGA Development for Radar, Radio-Astronomy and Communications MASTERS COU





Dept. Electrical Engineering, University of Cape Town Private Bag, Rondebosch, 7701, South Africa http://www.rrsg.uct.ac.za



Presented by John-Philip Taylor Convened by Prof Daniel O'Hagan Tutored by Stephen Paine and Randy Cheng Day 2 - 18 July 2017

Outline 1 of 82

Altera Library

Verilog Processes

Finite State Machines

**Timing Constraints** 

Injection Testing

Simulation

**Practical** 

Appendix - High Resolution PWM





### **Outline**

#### Altera Library

Verilog Processes

Finite State Machines

**Timing Constraints** 

Injection Testing

Simulation

Practical


Appendix - High Resolution PWM





### **Altera Library**

- A combination of soft and hard IP
- ► Collectively known as "Megafunctions"








### **Altera Library**

- A combination of soft and hard IP
- ► Collectively known as "Megafunctions"







Wizard 3 of 82

► Generally easier to use the IP Catalogue (or Qsys) wizard to generate wrapper modules

- ▶ Or one can instantiate the built-in modules directly
- ► The practical today uses Qsys to set up the external SDRAM controller and interface





Wizard 3 of 82

► Generally easier to use the IP Catalogue (or Qsys) wizard to generate wrapper modules

- ► Or one can instantiate the built-in modules directly
- ► The practical today uses Qsys to set up the external SDRAM controller and interface





Wizard 3 of 82


► Generally easier to use the IP Catalogue (or Qsys) wizard to generate wrapper modules

- ► Or one can instantiate the built-in modules directly
- ► The practical today uses Qsys to set up the external SDRAM controller and interface






- ► RAM / ROM
- ▶ DSP blocks
- ► PLL / DLL blocks
- ► Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)








- ► RAM / ROM
- ▶ DSP blocks
- ▶ PLL / DLL blocks
- ► Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)








- ► RAM / ROM
- ▶ DSP blocks
- ► PLL / DLL blocks
- ► Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)








- ► RAM / ROM
- ▶ DSP blocks
- ► PLL / DLL blocks
- ► Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)







- ► RAM / ROM
- ▶ DSP blocks
- ► PLL / DLL blocks
- ► Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)







### **Outline**

Altera Library

#### Verilog Processes

Finite State Machines

**Timing Constraints** 

**Injection Testing** 

Simulation


Practical

Appendix - High Resolution PWM





```
reg A, B;
always @(posedge Clk) begin
A = C & B;
B = A | C;
end
```




- Statements are evaluated in order, like a computer program
- Often results in unintentionally long combinational chains
- ▶ Note that all registers still change state on the clock edge





```
reg A, B;
always @(posedge Clk) begin
A = C & B;
B = A | C;
end
```




- ► Statements are evaluated in order, like a computer program
- ► Often results in unintentionally long combinational chains
- ▶ Note that all registers still change state on the clock edge





```
reg A, B;
always @ (posedge Clk) begin
A = C & B;
B = A | C;
end
```




- ► Statements are evaluated in order, like a computer program
- ► Often results in unintentionally long combinational chains
- ▶ Note that all registers still change state on the clock edge





```
reg A, B;
always @ (posedge Clk) begin
A = C & B;
B = A | C;
end
```




- ► Statements are evaluated in order, like a computer program
- ► Often results in unintentionally long combinational chains
- ► Note that all registers still change state on the clock edge





```
reg A, B;
always @(posedge Clk) begin
A <= C & B;
B <= A | C;
end</pre>
```




- ► All right-hand-side expressions are evaluated in parallel
- ▶ and then assigned to the left-hand-side on the clock edge
- ► The order of statements makes no difference to the functionality





```
reg A, B;
always @(posedge Clk) begin
A <= C & B;
B <= A | C;
end</pre>
```




- ► All right-hand-side expressions are evaluated in parallel
- ▶ and then assigned to the left-hand-side on the clock edge
- ► The order of statements makes no difference to the functionality





```
reg A, B;
always @ (posedge Clk) begin
A <= C & B;
B <= A | C;
end</pre>
```




- ► All right-hand-side expressions are evaluated in parallel
- ▶ and then assigned to the left-hand-side on the clock edge
- ► The order of statements makes no difference to the functionality





```
reg A, B;
always @(posedge Clk) begin
A <= C & B;
B <= A | C;
end</pre>
```



- ► All right-hand-side expressions are evaluated in parallel
- ▶ and then assigned to the left-hand-side on the clock edge
- ► The order of statements makes no difference to the functionality





# Never mix blocking and non-blocking statements in the same always block

Except inside test-benches, where it is sometimes useful...





# Never mix blocking and non-blocking statements in the same always block

Except inside test-benches, where it is sometimes useful...





- ▶ Use blocking assignments: allows algorithmic descriptions
- ► If not explicitly assigned a new value, the previous value is "remembered" in an "inferred latch" – to be avoided





- ▶ Use blocking assignments: allows algorithmic descriptions
- ► If not explicitly assigned a new value, the previous value is "remembered" in an "inferred latch" – to be avoided





### **Look-up Tables**

```
always @(*) begin
case (BCD)
  4'h0:
          SevenSegment = 7'b0111111;
 4'h1:
          SevenSegment = 7'b0000110;
 4 h2:
          SevenSegment = 7'b1011011;
 4'h3:
          SevenSegment = 7'b1001111;
 4'h4:
          SevenSegment = 7'b1100110;
 4 h5:
          SevenSegment = 7'b1101101;
 4'h6:
          SevenSegment = 7'b11111101;
 4 h7:
          SevenSegment = 7'b0000111;
 4'h8:
          SevenSegment = 7'b1111111;
 4'h9:
          SevenSegment = 7'b1101111;
 default:; // This is bad: infers a latch
endcase
end
```





### **Look-up Tables**

```
always @(*) begin
case (BCD)
  4 'h0:
           SevenSegment = 7'b0111111;
 4'h1:
           SevenSegment = 7'b0000110;
 4 h2:
           SevenSegment = 7'b1011011;
 4'h3:
           SevenSegment = 7'b1001111;
 4'h4:
           SevenSegment = 7'b1100110;
 4 h5:
           SevenSegment = 7'b1101101;
 4'h6:
           SevenSegment = 7'b11111101;
 4'h7:
           SevenSegment = 7'b0000111;
 4'h8:
           SevenSegment = 7'b1111111;
 4'h9:
           SevenSegment = 7'b1101111;
 default: SevenSegment = 0; // This is acceptable
endcase
end
```





### **Look-up Tables**

```
always @(*) begin
 case (BCD)
  4'h0:
           SevenSegment = 7'b0111111;
  4'h1:
           SevenSegment = 7'b0000110;
  4 h2:
           SevenSegment = 7'b1011011;
  4'h3:
           SevenSegment = 7'b1001111;
  4'h4:
           SevenSegment = 7'b1100110;
  4 h5:
           SevenSegment = 7'b1101101;
  4'h6:
           SevenSegment = 7'b11111101;
  4 h7:
           SevenSegment = 7'b0000111;
  4 h8:
           SevenSegment = 7'b1111111;
  4'h9:
           SevenSegment = 7'b1101111;
  default: SevenSegment = 7'bXXXXXXX; // This is better
 endcase
end
```





## **Sparse Case Statements**

```
always @(*) begin
case (Address) // 8-bit address, 16-bit data
 8'h00: Data = FirmwareVersion;
 8'h01: Data = BuildDate;
 8'h02: Data = BuildTime;
 8'h10: Data = { 6'd0, LED };
 8'h11: Data = { 6'd0, Switches};
 8'h12: Data = {14'd0, Buttons };
 8'h20: Data = Accelerometer_X;
 8'h21: Data = Accelerometer Y:
 8'h22: Data = Accelerometer_Z;
 default: Data = 0; // This is OK
endcase
end
```






## **Sparse Case Statements**

```
always @(*) begin
case (Address) // 8-bit address, 16-bit data
 8'h00: Data = FirmwareVersion;
 8'h01: Data = BuildDate;
 8'h02: Data = BuildTime;
 8'h10: Data = { 6'd0, LED };
 8'h11: Data = { 6'd0, Switches};
 8'h12: Data = {14'd0, Buttons };
 8'h20: Data = Accelerometer_X;
 8'h21: Data = Accelerometer Y:
 8'h22: Data = Accelerometer_Z;
 default: Data = 16'hXXXX; // This is better
endcase
end
```





### **Register Transfer Logic**







## **Register Transfer Logic**

Use non-blocking assignments: easier to relate all calculations to the clock edge

```
reg Local_Reset;
always @(posedge Clk) begin
  Local_Reset <= Reset; // Localise the reset

if(Local_Reset) begin
  // Reset stuff here

end else if(Enabled) begin
  // RTL code goes here
end
end</pre>
```





### **Register Transfer Logic**

► If not explicitly assigned a new value, the previous value is "remembered" in the register – very useful


```
req Local_Reset;
reg [11:0]Count;
always @(posedge Clk) begin
 Local Reset <= Reset; // Localise the reset
 if(Local_Reset) begin
 Count. \leq 0:
 end else if(Enabled) begin
 Count <= Count + 1'b1;
 end
end
```





# **Synchronous and Local Resets**

13 of 82








# **Synchronous and Local Resets**

13 of 82







#### **Outline**

Altera Library

Verilog Processes

Finite State Machines

**Timing Constraints** 

**Injection Testing** 

Simulation


Practical

Appendix - High Resolution PWM





#### **Finite State Machines**







► Example using Gray code:





Example using one-hot encoding:





### **FSM Template**

```
always @(posedge Clk) begin
 if(Local_Reset) begin
  State <= Off:
 end else begin
  case (State)
  Off:
                  begin ... end
  On:
                  begin ... end
   EspressoReady: begin ... end
   SteamerReady: begin ... end
   MakeEspresso: begin ... end
   MakeSteam:
                  begin ... end
   default:;
  endcase
 end
end
```






### **FSM Example**

```
case (State)
Off: begin
  if(Switch On) State <= On;</pre>
 end
 On: begin
        if(Switch_Off) State <= Off;</pre>
  else if(Heat_Up ) State <= EspressoReady;</pre>
 end
 EspressoReady: begin
        if(Switch_Off ) State <= Off;</pre>
  else if(Steam On ) State <= SteamerReady;</pre>
  else if(Espresso_On) State <= MakeEspresso;</pre>
 end
```







- ► For the ADXL345 Digital Accelerometer:
  - ► Maximum SClk frequency is 5 MHz (200 ns period)
  - ► SDI sample and hold is 5 ns (sampled on rising edge)
  - ► SClk falling edge to SDO delay is 40 ns





#### The Abstraction

```
module ADXI345 #(
parameter Clock_Div = 5 // 5 MHz SClk on a 50 MHz Clk
 input Clk, Reset,
 output reg [15:0]X, // 2's Complement
 output reg [15:0]Y,
 output reg [15:0]Z,
 // Physical device interface
 output reg nCS, SClk, SDI,
 input SDO
);
```

endmodule





#### **General Structure**

```
req Local Reset;
req [3:0]Clock_Count;
wire Clock Enable = (Clock Count == Clock Div);
always @(posedge Clk) begin
 Local Reset <= Reset;
 if(Clock_Enable) Clock_Count <= 4'd1;</pre>
 else
                 Clock Count <= Clock Count + 1'b1;
 if(Local_Reset) begin
  // Reset the machine here
 end else if(Clock_Enable) begin
 // State machine goes here
 end
end
```





#### **State Machine**





#### **State Machine**

```
if(Local_Reset) begin
nCS <= 1'b1;
SClk <= 1'b1;
SDI <= 1'b1;
State <= Setup;
end else if (Clock Enable) begin
case (State)
  Setup: begin
  // SPI 4-wire; Full-res; Right-justify; 4g Range
  WriteData <= {2'b00, 6'h31, 8'b0000_1001};
  Count <= 5'd16;
  State <= Transaction;
  RetState <= ReadX;</pre>
 end
```





#### **State Machine**

```
ReadX: begin
 Z <= {ReadData[7:0], ReadData[15:8]};</pre>
 WriteData <= {2'b11, 6'h32, 8'd0};
 Count <= 5'd24;
 State <= Transaction;
 RetState <= ReadY;</pre>
end
ReadY: begin
 X <= {ReadData[7:0], ReadData[15:8]};</pre>
 WriteData <= {2'b11, 6'h34, 8'd0};
 Count <= 5'd24;
 State <= Transaction;
 RetState <= ReadZ;</pre>
end
```









### **Reading Data**

```
Transaction: begin
  if(nCS) begin
    nCS <= 1'b0;
  end else begin
    if(SClk) begin
      if(Count == 0) begin
        nCS <= 1'b1; State <= RetState;
      end else begin
        SClk <= 1'b0;
        {SDI, WriteData[15:1]} <= WriteData;
      end
      Count <= Count - 1'b1;
      ReadData <= {ReadData[14:0], SDO};</pre>
    end else begin
      SClk <= 1'b1;
end end end
```









#### **Outline**

Altera Library

Verilog Processes

Finite State Machines

**Timing Constraints** 

Injection Testing


Simulation

Practical

Appendix - High Resolution PWM











- ► De facto industry standard
- ▶ TCL based, so one can use TCL scripting within the SDC file
- Only specify what Quartus does not already know:
  - Clock frequencies
  - Asynchronous paths
  - PCB trace delays
  - External device parameters
  - Multi-cycle paths
  - etc.





- ▶ De facto industry standard
- ► TCL based, so one can use TCL scripting within the SDC file
- Only specify what Quartus does not already know:
  - Clock frequencies
  - Asynchronous paths
  - PCB trace delays
  - External device parameters
  - Multi-cycle paths
  - etc.





- De facto industry standard
- ▶ TCL based, so one can use TCL scripting within the SDC file
- ► Only specify what Quartus does not already know:
  - ▶ Clock frequencies
  - Asynchronous paths
  - ▶ PCB trace delays
  - External device parameters
  - Multi-cycle paths
  - etc.





- De facto industry standard
- ► TCL based, so one can use TCL scripting within the SDC file
- ► Only specify what Quartus does not already know:
  - ► Clock frequencies
  - Asynchronous paths
  - ▶ PCB trace delays
  - External device parameters
  - Multi-cycle paths
  - etc.





- De facto industry standard
- ► TCL based, so one can use TCL scripting within the SDC file
- ► Only specify what Quartus does not already know:
  - ► Clock frequencies
  - Asynchronous paths
  - ▶ PCB trace delays
  - External device parameters
  - ▶ Multi-cycle paths
  - etc.





- De facto industry standard
- ▶ TCL based, so one can use TCL scripting within the SDC file
- ► Only specify what Quartus does not already know:
  - ► Clock frequencies
  - Asynchronous paths
  - ► PCB trace delays
  - External device parameters
  - ▶ Multi-cycle paths
  - etc.





- De facto industry standard
- ▶ TCL based, so one can use TCL scripting within the SDC file
- ► Only specify what Quartus does not already know:
  - ► Clock frequencies
  - Asynchronous paths
  - ► PCB trace delays
  - External device parameters
  - Multi-cycle paths
  - etc.





- De facto industry standard
- ▶ TCL based, so one can use TCL scripting within the SDC file
- ► Only specify what Quartus does not already know:
  - ► Clock frequencies
  - Asynchronous paths
  - ► PCB trace delays
  - External device parameters
  - Multi-cycle paths
  - etc.





- ▶ De facto industry standard
- ▶ TCL based, so one can use TCL scripting within the SDC file
- ► Only specify what Quartus does not already know:
  - ► Clock frequencies
  - Asynchronous paths
  - ▶ PCB trace delays
  - External device parameters
  - Multi-cycle paths
  - etc.





# **Asynchronous Pins**

- ▶ Pins such as LEDs, buttons, RS-232 signals, etc. does not belong to a clock domain
- ▶ Quartus must not try to meet timing on these:

```
set_false_path -from * -to [get_ports LED*]
set_false_path -to * -from [get_ports Switch*]
set_false_path -to * -from [get_ports Button*]
```





# **Asynchronous Pins**

- ▶ Pins such as LEDs, buttons, RS-232 signals, etc. does not belong to a clock domain
- ► Quartus must not try to meet timing on these:

```
set_false_path -from * -to [get_ports LED*]
set_false_path -to * -from [get_ports Switch*]
set_false_path -to * -from [get_ports Button*]
```





### **Clock Specification**

```
create_clock -period 100 [get_ports ADC_CLK_10]
create_clock -period 20 [get_ports MAX10_CLK1_50]
create_clock -period 20 [get_ports MAX10_CLK2_50]

derive_pll_clocks -create_base_clocks -use_net_name
derive_clock_uncertainty

# Reference the SDRAM clock to the pin
create_generated_clock \
    -source [get_pins {MyQsys_Inst|altpll_0|sd1|pll7|clk[1]}] \
    -name_DRAM_CLK [get_ports {CLK_DRAM}]
```

To get the node names, use the "Clocks" report of the TimeQuest Timing Analyser and copy the name, or use the TimeQuest GUI to search for it.





## **Clock Specification**

```
create_clock -period 100 [get_ports ADC_CLK_10]
create_clock -period 20 [get_ports MAX10_CLK1_50]
create_clock -period 20 [get_ports MAX10_CLK2_50]

derive_pll_clocks -create_base_clocks -use_net_name
derive_clock_uncertainty


# Reference the SDRAM clock to the pin
create_generated_clock \
    -source [get_pins {MyQsys_Inst|altpll_0|sd1|pll7|clk[1]}] \
    -name_DRAM_CLK [get_ports {CLK_DRAM}]
```

To get the node names, use the "Clocks" report of the TimeQuest Timing Analyser and copy the name, or use the TimeQuest GUI to search for it.





### **Clock Report**







# **Clock Groups**

- Unless specified otherwise, Quartus assumes that all clocks are related and in the same clock domain
- ► When clocks are unrelated, all paths between them must be marked as "false paths"
- ▶ Do this with clock groups:

```
set_clock_groups -logically_exclusive \
  -group [get_clocks ADC_CLK_10] \
  -group [get_clocks MAX10_CLK1_50] \
  -group [get_clocks MAX10_CLK2_50] \
  -qroup [get_clocks {DRAM_CLK *altpl1_0*}]
```





# **Clock Groups**

- ► Unless specified otherwise, Quartus assumes that all clocks are related and in the same clock domain
- ► When clocks are unrelated, all paths between them must be marked as "false paths"
- ▶ Do this with clock groups:

```
set_clock_groups -logically_exclusive \
  -group [get_clocks ADC_CLK_10] \
  -group [get_clocks MAX10_CLK1_50] \
  -group [get_clocks MAX10_CLK2_50] \
  -qroup [get_clocks {DRAM_CLK *altpl1_0*}]
```





## **Clock Groups**

- Unless specified otherwise, Quartus assumes that all clocks are related and in the same clock domain
- ► When clocks are unrelated, all paths between them must be marked as "false paths"
- ► Do this with clock groups:

```
set_clock_groups -logically_exclusive \
  -group [get_clocks ADC_CLK_10] \
  -group [get_clocks MAX10_CLK1_50] \
  -group [get_clocks MAX10_CLK2_50] \
  -group [get_clocks {DRAM_CLK *altpll_0*}]
```





- ► Synopsis Design Constraints start with the ideal case:
  - ► There are no PCB trace delays
  - The external setup requirement is zero
  - ► The external hold requirement is zero
  - ► The external propagation delay is zero
- ► Increase the maximum output delay for external setup timing
- ▶ Decrease the minimum output delay for external hold timing
- ► Specify the minimum and maximum input delays according to the external propagation delay parameters
- ► Worsen the situation with PCB trace delays and uncertainties (clock jitter, manufacturing tolerances, etc.)





- ► Synopsis Design Constraints start with the ideal case:
  - ► There are no PCB trace delays
  - The external setup requirement is zero
  - ► The external hold requirement is zero
  - ► The external propagation delay is zero
- ► Increase the maximum output delay for external setup timing
- ▶ Decrease the minimum output delay for external hold timing
- Specify the minimum and maximum input delays according to the external propagation delay parameters
- ► Worsen the situation with PCB trace delays and uncertainties (clock jitter, manufacturing tolerances, etc.)





- ► Synopsis Design Constraints start with the ideal case:
  - ► There are no PCB trace delays
  - The external setup requirement is zero
  - ► The external hold requirement is zero
  - ► The external propagation delay is zero
- ▶ Increase the maximum output delay for external setup timing
- ▶ Decrease the minimum output delay for external hold timing
- Specify the minimum and maximum input delays according to the external propagation delay parameters
- ► Worsen the situation with PCB trace delays and uncertainties (clock jitter, manufacturing tolerances, etc.)





- Synopsis Design Constraints start with the ideal case:
  - ► There are no PCB trace delays
  - ► The external setup requirement is zero
  - ► The external hold requirement is zero
  - ▶ The external propagation delay is zero
- ▶ Increase the maximum output delay for external setup timing
- ▶ Decrease the minimum output delay for external hold timing
- Specify the minimum and maximum input delays according to the external propagation delay parameters
- ► Worsen the situation with PCB trace delays and uncertainties (clock jitter, manufacturing tolerances, etc.)





- Synopsis Design Constraints start with the ideal case:
  - ► There are no PCB trace delays
  - ► The external setup requirement is zero
  - ► The external hold requirement is zero
  - ► The external propagation delay is zero
- ► Increase the maximum output delay for external setup timing
- Decrease the minimum output delay for external hold timing
- Specify the minimum and maximum input delays according to the external propagation delay parameters
- ► Worsen the situation with PCB trace delays and uncertainties (clock jitter, manufacturing tolerances, etc.)





- Synopsis Design Constraints start with the ideal case:
  - ► There are no PCB trace delays
  - ► The external setup requirement is zero
  - ► The external hold requirement is zero
  - ► The external propagation delay is zero
- ► Increase the maximum output delay for external setup timing
- Decrease the minimum output delay for external hold timing
- Specify the minimum and maximum input delays according to the external propagation delay parameters
- ► Worsen the situation with PCB trace delays and uncertainties (clock jitter, manufacturing tolerances, etc.)





- Synopsis Design Constraints start with the ideal case:
  - ► There are no PCB trace delays
  - ► The external setup requirement is zero
  - ► The external hold requirement is zero
  - ► The external propagation delay is zero
- ► Increase the maximum output delay for external setup timing
- Decrease the minimum output delay for external hold timing
- Specify the minimum and maximum input delays according to the external propagation delay parameters
- ► Worsen the situation with PCB trace delays and uncertainties (clock jitter, manufacturing tolerances, etc.)





- Synopsis Design Constraints start with the ideal case:
  - ▶ There are no PCB trace delays
  - ► The external setup requirement is zero
  - ► The external hold requirement is zero
  - ► The external propagation delay is zero
- ► Increase the maximum output delay for external setup timing
- ► Decrease the minimum output delay for external hold timing
- Specify the minimum and maximum input delays according to the external propagation delay parameters
- ► Worsen the situation with PCB trace delays and uncertainties (clock jitter, manufacturing tolerances, etc.)






- Synopsis Design Constraints start with the ideal case:
  - ► There are no PCB trace delays
  - ► The external setup requirement is zero
  - ► The external hold requirement is zero
  - ► The external propagation delay is zero
- ► Increase the maximum output delay for external setup timing
- ► Decrease the minimum output delay for external hold timing
- Specify the minimum and maximum input delays according to the external propagation delay parameters
- ► Worsen the situation with PCB trace delays and uncertainties (clock jitter, manufacturing tolerances, etc.)






# **External Timing – Output**



- ► FPGA internal delays and PCB trace delays cancel
- ► The important parameters are:
  - Setup and hold times of the external device
  - Clock litter and other uncertainties
- ► Shift the external clock to ease the hold margin








- ► FPGA internal delays and PCB trace delays cancel
- ► The important parameters are:
  - Setup and hold times of the external device
  - Clock jitter and other uncertainties
- Shift the external clock to ease the hold margin








```
# Suppose 100 ps uncertainty
set_output_delay -max -clock DRAM_CLK 1.6 [get_ports OP_DRAM*]
set_output_delay -min -clock DRAM_CLK -0.9 [get_ports OP_DRAM*]
set_output_delay -max -clock DRAM_CLK 1.6 [get_ports BP_DRAM*]
set_output_delay -min -clock DRAM_CLK -0.9 [get_ports BP_DRAM*]
```






### **External Timing – Input**



- ▶ Large FPGA internal delays and PCB trace delays
- ► Shift the external clock to ease the setup margin
- ► Multi-cycle requirement on the setup path (otherwise Quartus uses the 2.5 ns path) the minimum propagation delay of 2.7 ns makes the 2.5 ns clock shift safe








- ► Large FPGA internal delays and PCB trace delays
- ► Shift the external clock to ease the setup margin
- ► Multi-cycle requirement on the setup path (otherwise Quartus uses the 2.5 ns path) the minimum propagation delay of 2.7 ns makes the 2.5 ns clock shift safe






### **External Timing – Input**



- ► Large FPGA internal delays and PCB trace delays
- ► Shift the external clock to ease the setup margin
- ► Multi-cycle requirement on the setup path (otherwise Quartus uses the 2.5 ns path) the minimum propagation delay of 2.7 ns makes the 2.5 ns clock shift safe








```
set_multicycle_path
  -from [get_clocks {DRAM_CLK}] \
  -to [get_clocks {*altpll_0*clk[0]}] \
  -setup 2
```








```
# Suppose 100 ps uncertainty and 200 ps PCB delay (each way)
set_input_delay -max -clock DRAM_CLK 5.9 [get_ports BP_DRAM*]
set_input_delay -min -clock DRAM_CLK 3.0 [get_ports BP_DRAM*]
```








- ► The clock is sourced by the external device
- ► The PCB trace delays cancel
- ► The data is centre-aligned
- Quartus automatically does input port alignment;
   Xilinx must be manually tuned: use the IDELAY primitive








- ► The clock is sourced by the external device
- ► The PCB trace delays cancel
- ► The data is centre-aligned
- Quartus automatically does input port alignment;
   Xilinx must be manually tuned: use the IDELAY primitive








- The clock is sourced by the external device
- ► The PCB trace delays cancel
- ► The data is centre-aligned
- Quartus automatically does input port alignment;
   Xilinx must be manually tuned: use the IDELAY primitive








- ► The clock is sourced by the external device
- ► The PCB trace delays cancel
- ► The data is centre-aligned
- Quartus automatically does input port alignment;
   Xilinx must be manually tuned: use the IDELAY primitive














```
set_input_delay -clock ADC_DCO -clock_fall \
    -min 1.85 [get_ports IP_ADC_CH*] -add_delay
set_input_delay -clock ADC_DCO -clock_fall \
    -max 2.65 [get_ports IP_ADC_CH*] -add_delay
```





- ▶ Use the correct I/O standard
- ► Set the correct output current
- ► Set the pin capacitance

```
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" \
   -to OP_DRAM*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" \
   -to BP_DRAM*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" \
   -to CLK_DRAM
```





- Use the correct I/O standard
- ► Set the correct output current
- ► Set the pin capacitance

```
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA \
    -to OP_DRAM*
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA \
    -to BP_DRAM*
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA \
    -to CLK_DRAM
```





- Use the correct I/O standard
- ► Set the correct output current
- ► Set the pin capacitance

```
set_instance_assignment -name BOARD_MODEL_NEAR_C 3.8P \
    -to OP_DRAM*
set_instance_assignment -name BOARD_MODEL_NEAR_C 6.0P \
    -to BP_DRAM_DQ*
set_instance_assignment -name BOARD_MODEL_NEAR_C 3.5P \
    -to CLK_DRAM
```





# **JTAG Timing Specification**

- Standard across all Altera FPGAs
- ► Copied from Altera examples:

```
# Don't specify the altera_reserved_tck frequency,
# Quartus knows what it is.
set_clock_groups -exclusive \
    -group [get_clocks {altera_reserved_tck}]

set_input_delay -clock altera_reserved_tck 20 \
    [get_ports {altera_reserved_tdi}]
set_input_delay -clock altera_reserved_tck 20 \
    [get_ports {altera_reserved_tms}]
set_output_delay -clock altera_reserved_tck 20 \
    [get_ports {altera_reserved_tdo}]
```









#### **Outline**

Altera Library

Verilog Processes

Finite State Machines

**Timing Constraints** 

Injection Testing


Simulation

Practical

Appendix - High Resolution PWM








- ► The hardware (RF front-end and DFE) is not available at the time of FPGA firmware development
- ► There is no real-world data available
- Lab-generated signals are not suitable for DSP-chain testing
- Field tests are short-term experiments and expensive to run
- ▶ The DSP algorithms are experimental and uncertain








- ► The hardware (RF front-end and DFE) is not available at the time of FPGA firmware development
- ► There is no real-world data available
- Lab-generated signals are not suitable for DSP-chain testing
- Field tests are short-term experiments and expensive to run
- ► The DSP algorithms are experimental and uncertain








- ► The hardware (RF front-end and DFE) is not available at the time of FPGA firmware development
- ► There is no real-world data available
- Lab-generated signals are not suitable for DSP-chain testing
- Field tests are short-term experiments and expensive to run
- ► The DSP algorithms are experimental and uncertain








- ► The hardware (RF front-end and DFE) is not available at the time of FPGA firmware development
- ► There is no real-world data available
- Lab-generated signals are not suitable for DSP-chain testing
- Field tests are short-term experiments and expensive to run
- ► The DSP algorithms are experimental and uncertain







- ► The hardware (RF front-end and DFE) is not available at the time of FPGA firmware development
- ► There is no real-world data available
- Lab-generated signals are not suitable for DSP-chain testing
- ► Field tests are short-term experiments and expensive to run
- ► The DSP algorithms are experimental and uncertain







- ► The system is simulated
- The simulated ADC data is injected into the FPGA
- ► The DSP-chain is developed on this simulated data
- At first, the computer-based DSP does most, if not all, of the processing (FPGA firmware consist only of supporting infrastructure)
- ► As the algorithms mature, the functionality is moved into the FPGA







- ► The system is simulated
- The simulated ADC data is injected into the FPGA
- ► The DSP-chain is developed on this simulated data
- At first, the computer-based DSP does most, if not all, of the processing (FPGA firmware consist only of supporting infrastructure)
- ► As the algorithms mature, the functionality is moved into the FPGA







- ► The system is simulated
- The simulated ADC data is injected into the FPGA
- ► The DSP-chain is developed on this simulated data
- At first, the computer-based DSP does most, if not all, of the processing (FPGA firmware consist only of supporting infrastructure)
- As the algorithms mature, the functionality is moved into the FPGA







- ► The system is simulated
- The simulated ADC data is injected into the FPGA
- The DSP-chain is developed on this simulated data
- At first, the computer-based DSP does most, if not all, of the processing (FPGA firmware consist only of supporting infrastructure)
- As the algorithms mature, the functionality is moved into the FPGA





## **Early Development**



- ► The system is simulated
- The simulated ADC data is injected into the FPGA
- The DSP-chain is developed on this simulated data
- At first, the computer-based DSP does most, if not all, of the processing (FPGA firmware consist only of supporting infrastructure)
- ► As the algorithms mature, the functionality is moved into the FPGA





# **Late Development**



- ▶ The front-end hardware is built, but must be tested
- An FPGA-based logger is implemented that saves raw ADC data from a field trial
- ► This recorded data is analysed in order to test the hardware and injected into the FPGA to test the DSP-chain
- ▶ This same recorded data can be used in simulation





## **Late Development**



- ▶ The front-end hardware is built, but must be tested
- An FPGA-based logger is implemented that saves raw ADC data from a field trial
- This recorded data is analysed in order to test the hardware and injected into the FPGA to test the DSP-chain
- ▶ This same recorded data can be used in simulation







- ▶ The front-end hardware is built, but must be tested
- An FPGA-based logger is implemented that saves raw ADC data from a field trial
- ► This recorded data is analysed in order to test the hardware and injected into the FPGA to test the DSP-chain
- ▶ This same recorded data can be used in simulation...







- ▶ The front-end hardware is built, but must be tested
- An FPGA-based logger is implemented that saves raw ADC data from a field trial
- ► This recorded data is analysed in order to test the hardware and injected into the FPGA to test the DSP-chain
- ▶ This same recorded data can be used in simulation





39 of 82



- ► The front-end hardware is built, but must be tested
- An FPGA-based logger is implemented that saves raw ADC data from a field trial
- ► This recorded data is analysed in order to test the hardware and injected into the FPGA to test the DSP-chain
- ► This same recorded data can be used in simulation...





#### **Outline**

Altera Library

Verilog Processes

Finite State Machines

**Timing Constraints** 

**Injection Testing** 


Simulation

Practical

Appendix - High Resolution PWM








Today we only focus on the test-bench and simulation tool







Today we only focus on the test-bench and simulation tool





```
`timescale 1ns/1ps
module ADXL345_TB;

// Clock
reg Clk_100M = 0;
always #5 Clk_100M <= ~Clk_100M;

// Reset
reg Reset = 1;
initial #20 Reset <= 0;</pre>
```





```
// DUT
wire [15:0]X, Y, Z;
wire nCS, SClk, SDI;
reg SDO = 0;

ADXL345 #(10) Accelerometer( // Set parameter for 100 MHz
    Clk_100M, Reset,
    X, Y, Z,
    nCS, SClk, SDI, SDO
);
```

endmodule





Modelsim 42 of 82


```
Compile Simulate Add Library Tools Lavout Bookmarks Window Help
日·金田本西 | 1 年前 2 2 1 0 - 共計 前 | 多労出 原理 | *** | ** 2 * 1 Leput Roberton
                                                                                                                                                                                                                                                                                                                                                                                                                       H 4-4-94-4
                                                                                                                                                                                                                                                                                                   Columniayout AllColumns
 # 220model_ver
# 220model_ver
# altera
                                                                                                                                   $100B, TECH/, MINA/WBo/220s.
                                                                                                                                   $4008_TEO+; Altera/Midaltera
                                                                                                                                   SECON TRONG MINISTRANTALISMA I
 altera_insin_rer
                                                                                                              Library
                                                                                                                                   $4006, TECH), /stera/verlog/stera.
                                                                                                                                   $4006, TEOH). /sitera/shd/altera_mf
   dtera_nf_ver
                                                                                                                                   $4005, TECH/, /étera/verlog/étera.
                                                                                                                                   $4006L_TECH/../sitera/verlog/sitera
 diena ver
diena ver
diena erial pea
diena pea

                                                                                                                                     $4005, TECH/, /stera/htd/striet
                                                                                                                                   $4005, TEO/J. /Wsera/And/arriel_host
                                                                                                                                   $4006, TEON, Maraherisolarial
                                                                                                              Library
                                                                                                                                   $1006, TEON, Maraherisolarisi.
                                                                                                                                   $1008, TECH, Altera And arraice
   arraigz jesi
arraigz jesi ver
                                                                                                                                   SECON TRONG Miseaberlandering
   arrialgz poe hip
arrialgz poe hip yer
                                                                                                                Library
                                                                                                                                   $4006, TECH), /stera/vhd/arraige.
                                                                                                                                   $4006, TECHI. /sitera/verlog/arrist.
 arrisigz ver
                                                                                                                                   $4006._TECH/. /sitera/verlog/arrisige
                                                                                                                                   $4006L_TECH/. /siters/shd/arriev
   arrier_host_ver
                                                                                                                                     $4005, TECHY, Altera/verloo/errier.
                                                                                                                                   $4005, TECH/. /Witera/verlog/arriev...
   arriev_ver
arrievgz
arrievgz_hosi
                                                                                                                                   $4000, TECHI, Altera/verloo/errin
                                                                                                                                   $1006, TEON, Marahhdiariavez.
   arriavgz_hosi_ver
arriavgz_pde_hip
                                                                                                                                   $1008, TECH/, March Indianavez.
   arriengz_pde_hip_ver
                                                                                                                                   SECON TRONG delevative inclusions
   Cyclonetr host
                                                                                                              Library
                                                                                                                                   $4006, TECH), /litera/hhd/circlonery
 cyclenetr_heat_ver
                                                                                                                                   $4006, TECHI. /stera/hd/cydone.
                                                                                                                                   $4006, TECH/, /eltera/verlog/cycle.
                                                                                                                                   $4006L_TECH/../sitera/htd/cydonel.
           cyclonely pole hip ver
                                                                                                                                     $4005, TECH/, Altera/verloo/cycle.
           cyclonely_ver
                                                                                                                                   $4006L_TECH/_/witera/verlog/cyclo...
   $4006, TEOW, Altera Middle done ve
                                                                                                                                   $4000L_TEO/(../Mtera/verlag/cycls...
                                                                                                                                   $1008, TECHI, MINANNING VIDE
   ovdanev_ver
                                                                                                                                   PEOP TECH Alternative Studies
   fflyfvenn_ver
                                                                                                                Library
                                                                                                                                     $4006, TECH! Altera/verlag/ffts4...
                                                                                                                                     $4006._TECH/./Witers/shd/220nodel
                                                                                                                                     $4005, TECH/, /eltera/verlog/220m.
                                                                                                                                   $4005, TECH/. /sitera/hd/hesi
                                                                                                                                     $4005, TECH/, Altera/verloo/mod
```






### **Change Directory...**








## to the Local Project








## Compile






















#### **Start Simulation**





























## **Drag-and-Drop Signals**














#### **Set the Format**








50	(Pixels)	<ul> <li>Analog Step</li> </ul>
		C Analog Interpolated
		C Analog Backstep
Max: 32 Min: 0		


































#### **Recompile and Update Source**







#### **Restart Simulation**







#### **Outline**

Altera Library

Verilog Processes

Finite State Machines

**Timing Constraints** 

**Injection Testing** 

Simulation


#### Practical

Appendix - High Resolution PWM






Practical 59 of 82








Practical 59 of 82













Agenda 61 of 82

#### 1. PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality
- 2. Simple Injection Module
- 3. SDRAM Injection Module





#### PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality
- 2. Simple Injection Module
- 3. SDRAM Injection Module





#### 1. PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality
- 2. Simple Injection Module
- 3. SDRAM Injection Module





#### 1. PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality

## 2. Simple Injection Module

- Pre-load a RAM block (1024 × 8-bit) with a MIF file (Generated by Python / Octave / Matlab / Excel / etc.)
- ► Play back the RAM block data through the PWM module Inject at 48.828 125 kSps
- 3. SDRAM Injection Module





#### PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality

## 2. Simple Injection Module

- Pre-load a RAM block (1024 × 8-bit) with a MIF file (Generated by Python / Octave / Matlab / Excel / etc.)
- ► Play back the RAM block data through the PWM module Inject at 48.828 125 kSps
- 3. SDRAM Injection Module





#### 1. PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality

### 2. Simple Injection Module

- Pre-load a RAM block (1024 × 8-bit) with a MIF file (Generated by Python / Octave / Matlab / Excel / etc.)
- Play back the RAM block data through the PWM module Inject at 48.828 125 kSps
- 3. SDRAM Injection Module





#### PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality

## 2. Simple Injection Module

- Pre-load a RAM block (1024 × 8-bit) with a MIF file (Generated by Python / Octave / Matlab / Excel / etc.)
- Play back the RAM block data through the PWM module Inject at 48.828 125 kSps

- ▶ Move data injection to the external memory
- ▶ Use the RAM block as a FIFO cache
- ▶ Use a virtual JTAG interface to load data into the memory
- ▶ Use the buttons, switches and LEDs to control injection





#### PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality

### 2. Simple Injection Module

- Pre-load a RAM block (1024 × 8-bit) with a MIF file (Generated by Python / Octave / Matlab / Excel / etc.)
- Play back the RAM block data through the PWM module Inject at 48.828 125 kSps

- Move data injection to the external memory
- ▶ Use the RAM block as a FIFO cache
- ▶ Use a virtual JTAG interface to load data into the memory
- ▶ Use the buttons, switches and LEDs to control injection





#### 1. PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality

## 2. Simple Injection Module

- Pre-load a RAM block (1024 × 8-bit) with a MIF file (Generated by Python / Octave / Matlab / Excel / etc.)
- Play back the RAM block data through the PWM module Inject at 48.828 125 kSps

- Move data injection to the external memory
- ► Use the RAM block as a FIFO cache
- ▶ Use a virtual JTAG interface to load data into the memory
- ▶ Use the buttons, switches and LEDs to control injection





#### PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality

## 2. Simple Injection Module

- Pre-load a RAM block (1024 × 8-bit) with a MIF file (Generated by Python / Octave / Matlab / Excel / etc.)
- Play back the RAM block data through the PWM module Inject at 48.828 125 kSps

- ► Move data injection to the external memory
- ▶ Use the RAM block as a FIFO cache
- ► Use a virtual JTAG interface to load data into the memory
- ▶ Use the buttons, switches and LEDs to control injection





#### 1. PWM Module

- Write a PWM module (optionally with noise shaping)
   Use a 100 MHz master clock and 390.625 kHz PWM (8-bit)
- ► Simulate the PWM module to verify functionality


### 2. Simple Injection Module

- Pre-load a RAM block (1024 × 8-bit) with a MIF file (Generated by Python / Octave / Matlab / Excel / etc.)
- Play back the RAM block data through the PWM module Inject at 48.828 125 kSps

- ► Move data injection to the external memory
- ▶ Use the RAM block as a FIFO cache
- Use a virtual JTAG interface to load data into the memory
- ► Use the buttons, switches and LEDs to control injection






















- ► Typically, the signal is in 2's complement
- ► The PWM module requires an unsigned input from 0 to  $(2^N 1)$  also known as offset-binary
- ▶ To convert from one to the other, invert the most-significant bit








- ► Typically, the signal is in 2's complement
- ► The PWM module requires an unsigned input from 0 to (2<sup>N</sup> – 1) – also known as offset-binary
- ▶ To convert from one to the other, invert the most-significant bit







- ► Typically, the signal is in 2's complement
- ► The PWM module requires an unsigned input from 0 to (2<sup>N</sup> – 1) – also known as offset-binary
- ► To convert from one to the other, invert the most-significant bit













Before continuing, get the PWM and simple injection modules working... (You don't have a 100 MHz clock yet, so use the 50 MHz for the time being)








Keep in mind that the same FIFO-based injection module must interface with the 16-bit SDRAM...

















## **Create a New PLL**











































## **Clock Bridge**













## **Create a New SDRAM Controller**

69 of 82

National Parameters ≅ 🗗 🗖							
System: unsaved Path: sdram_controller_0							
SDRAM Controller altera_avalon_new_sdram_controller Details							
Memory Profile Timing							
▼ Data Width							
Bits: 16 V							
▼ Architecture							
Chip select: 1 V							
Banks: 4 V							
▼ Address Width							
Row: 13							
Column: 10							
▼ Generic Memory model (simulation only)							
☑ Include a functional memory model in the system testbench							
Memory Size = 64 MBytes 33554432 x 16 512 MBits							

ystem: unsaved Path: sdram_controller_0		
SDRAM Controller  Itera_avalon_new_sdram_controller		Details
Memory Profile Timing		
CAS latency cycles::	O 1	
	<u>2</u>	
	3	
Initialization refresh cycles:	2	
Issue one refresh command every:	7.8125	us
Delay after powerup, before initialization:	100.0	us
Duration of refresh command (t_rfc):	70.0	ns
Duration of precharge command (t_rp):	15.0	ns
ACTIVE to READ or WRITE delay (t_rcd):	15.0	ns
Access time (t_ac):	5.4	ns
Write recovery time (t_wr, no auto precharge):	14.0	ns





# **Unconnected System**

Use	Connections	Name	Description	Export
$\checkmark$		□ clk_0	Clock Source	
		dk_in	Clock Input	clk
		dk_in_reset	Reset Input	reset
		clk	Clock Output	Double-click to export
		clk_reset	Reset Output	Double-click to export
~		□ altpll_0	Avalon ALTPLL	
	$  \diamond + \diamond \diamond \diamond \diamond \rightarrow$	inclk_interface	Clock Input	Double-click to export
	$   \diamond + + + \rightarrow$	indk_interface_reset	Reset Input	Double-click to export
		pll_slave	Avalon Memory Mapped Slave	Double-click to export
		c0	Clock Output	Double-click to export
		c1	Clock Output	Double-click to export
		c2	Clock Output	Double-click to export
	o	locked_conduit	Conduit	Double-click to export
		□ clock_bridge_0	Clock Bridge	
		in_clk	Clock Input	Double-click to export
		out_clk	Clock Output	Double-click to export
~		☐ SDRAM_Controller	SDRAM Controller	
	$  \diamond - \diamond \diamond \diamond \diamond \rightarrow \rightarrow \rightarrow $	clk	Clock Input	Double-click to export
	<b>♦</b>	reset	Reset Input	Double-click to export
		s1	Avalon Memory Mapped Slave	Double-click to export
	<b>├</b>	wire	Conduit	Double-click to export






# **Connected System**

Use	Connections	Name	Description	Export
<b>✓</b>		□ clk_0	Clock Source	
		clk_in	Clock Input	clk
		dk_in_reset	Reset Input	reset
		clk	Clock Output	Double-click to export
		clk_reset	Reset Output	Double-click to export
~		□ altpll_0	Avalon ALTPLL	
	$  \bullet   \diamond \diamond \diamond \diamond \rightarrow$	inclk_interface	Clock Input	Double-click to export
	$   \downarrow   \longrightarrow$	inclk_interface_reset	Reset Input	Double-click to export
		pll_slave	Avalon Memory Mapped Slave	Double-click to export
		c0	Clock Output	Double-click to export
		c1	Clock Output	sdram_ic_clock
		c2	Clock Output	clk_780k
	p-o-	locked_conduit	Conduit	pll_locked
$\checkmark$		☐ clock_bridge_0	Clock Bridge	
	$  \diamond   \stackrel{\bullet}{\bullet} \diamond \diamond \diamond   \rightarrow$	in_clk	Clock Input	Double-click to export
		out_dk	Clock Output	clk_100m
$\checkmark$		☐ SDRAM_Controller	SDRAM Controller	
	$  \diamond   \stackrel{\bullet}{\bullet} \diamond \diamond \diamond   \rightarrow$	dk	Clock Input	Double-click to export
		reset	Reset Input	Double-click to export
	-	s1	Avalon Memory Mapped Slave	sdram_interface
	6-0-	wire	Conduit	sdram_ic












72 of 82








## **Interface Timing Diagrams**


72 of 82







## **Two Masters Example**



**Note:** This is just an example – for today's practical, export the slave interface directly and use an on-board slide-switch to manually choose which master (JTAG loader vs. Injection) is connected to the interface.





## **Resulting Wrapper Module**

► Save the system as "MyQsys" and generate the HDL...

```
// Contents of the Quartus-generated module:
module MyQsys(
  input
            clk clk,
  input
              reset reset n,
              clk 780k clk,
  output
  output
              clk_100m_clk,
  output
               pll_locked_export,
```





## **Resulting Wrapper Module**

```
output
             sdram ic clock clk,
output [12:0]sdram_ic_addr,
output [ 1:0]sdram_ic_ba,
output
             sdram ic cas n,
output
             sdram_ic_cke,
output
             sdram ic cs n,
inout [15:0]sdram_ic_dq,
output [ 1:0]sdram_ic_dqm,
output
            sdram_ic_ras_n,
output
             sdram_ic_we_n,
```





# **Resulting Wrapper Module**

```
input
         [24:0]sdram interface address,
  input
           1:0|sdram_interface_byteenable_n,
  input
               sdram_interface_chipselect,
  input
         [15:0]sdram interface writedata,
  input
               sdram_interface_read_n,
  input
               sdram interface write n,
  output
         [15:0]sdram_interface_readdata,
  output
               sdram_interface_readdatavalid,
  output
               sdram_interface_waitrequest
);
```





- Create an instance of the MyQsys module in the top-level module
- 2. Add the SDRAM ports to the top-level module
- Allocate the correct pin numbers, logic standard, output current rating and pin capacitance to the SDRAM ports
- 4. Add timing constraints for the SDRAM ports
- 5. Use the "PLL-Locked" signal to reset the rest of the FPGA circuit





- Create an instance of the MyQsys module in the top-level module
- 2. Add the SDRAM ports to the top-level module
- Allocate the correct pin numbers, logic standard, output current rating and pin capacitance to the SDRAM ports
- 4. Add timing constraints for the SDRAM ports
- 5. Use the "PLL-Locked" signal to reset the rest of the FPGA circuit





- 1. Create an instance of the MyQsys module in the top-level module
- 2. Add the SDRAM ports to the top-level module
- 3. Allocate the correct pin numbers, logic standard, output current rating and pin capacitance to the SDRAM ports
- 4. Add timing constraints for the SDRAM ports
- Use the "PLL-Locked" signal to reset the rest of the FPGA circuit





- Create an instance of the MyQsys module in the top-level module
- 2. Add the SDRAM ports to the top-level module
- 3. Allocate the correct pin numbers, logic standard, output current rating and pin capacitance to the SDRAM ports
- 4. Add timing constraints for the SDRAM ports
- Use the "PLL-Locked" signal to reset the rest of the FPGA circuit





- Create an instance of the MyQsys module in the top-level module
- 2. Add the SDRAM ports to the top-level module
- 3. Allocate the correct pin numbers, logic standard, output current rating and pin capacitance to the SDRAM ports
- 4. Add timing constraints for the SDRAM ports
- Use the "PLL-Locked" signal to reset the rest of the FPGA circuit





# **Loading Data into SDRAM**

- 1. Add the provided "VirtualJTAG\_MM\_Write.v" module to the project and create an instance in the top-level entity
- Connect the Avalon interface of this module to the MyQsys instance
- Note the polarity of the signals: the JTAG interface only uses positive-logic, whereas the Avalon slave interface of the Qsys system has some negative-logic signals...
- Use the provided "CreateData.m" Matlab script to create test data files
- 5. Use the provided "WriteData.tcl" TCL script to load data into the memory (the transfer takes between 2 and 5 minutes)
- Read the source code of these 3 parts and make sure you understand what each does ask if you don't





- 1. Add the provided "VirtualJTAG\_MM\_Write.v" module to the project and create an instance in the top-level entity
- 2. Connect the Avalon interface of this module to the MyQsys instance
- Note the polarity of the signals: the JTAG interface only uses positive-logic, whereas the Avalon slave interface of the Qsys system has some negative-logic signals...
- Use the provided "CreateData.m" Matlab script to create test data files
- 5. Use the provided "WriteData.tcl" TCL script to load data into the memory (the transfer takes between 2 and 5 minutes)
- Read the source code of these 3 parts and make sure you understand what each does – ask if you don't





# **Loading Data into SDRAM**

- 1. Add the provided "VirtualJTAG\_MM\_Write.v" module to the project and create an instance in the top-level entity
- 2. Connect the Avalon interface of this module to the MyQsys instance
- 3. Note the polarity of the signals: the JTAG interface only uses positive-logic, whereas the Avalon slave interface of the Qsys system has some negative-logic signals...
- Use the provided "CreateData.m" Matlab script to create test data files
- 5. Use the provided "WriteData.tcl" TCL script to load data into the memory (the transfer takes between 2 and 5 minutes)
- Read the source code of these 3 parts and make sure you understand what each does ask if you don't





- 1. Add the provided "VirtualJTAG\_MM\_Write.v" module to the project and create an instance in the top-level entity
- 2. Connect the Avalon interface of this module to the MyQsys instance
- 3. Note the polarity of the signals: the JTAG interface only uses positive-logic, whereas the Avalon slave interface of the Qsys system has some negative-logic signals...
- 4. Use the provided "CreateData.m" Matlab script to create test data files
- 5. Use the provided "WriteData.tcl" TCL script to load data into the memory (the transfer takes between 2 and 5 minutes)
- Read the source code of these 3 parts and make sure you understand what each does 

   ask if you don't





- 1. Add the provided "VirtualJTAG\_MM\_Write.v" module to the project and create an instance in the top-level entity
- 2. Connect the Avalon interface of this module to the MyQsys instance
- Note the polarity of the signals: the JTAG interface only uses positive-logic, whereas the Avalon slave interface of the Qsys system has some negative-logic signals...
- 4. Use the provided "CreateData.m" Matlab script to create test data files
- 5. Use the provided "WriteData.tcl" TCL script to load data into the memory (the transfer takes between 2 and 5 minutes)
- Read the source code of these 3 parts and make sure you understand what each does 

   ask if you don't





- 1. Add the provided "VirtualJTAG\_MM\_Write.v" module to the project and create an instance in the top-level entity
- 2. Connect the Avalon interface of this module to the MyQsys instance
- Note the polarity of the signals: the JTAG interface only uses positive-logic, whereas the Avalon slave interface of the Qsys system has some negative-logic signals...
- 4. Use the provided "CreateData.m" Matlab script to create test data files
- 5. Use the provided "WriteData.tcl" TCL script to load data into the memory (the transfer takes between 2 and 5 minutes)
- Read the source code of these 3 parts and make sure you understand what each does – ask if you don't





- Write an injection module that connects to the Avalon interface of the MyQsys instance and injects data into your PWM module at 48.828 125 kSps
- ▶ Make use of the existing FIFO queue from the previous steps
- Use one of the on-board slide-switches to switch the Avalon interface between the VirtualJTAG\_MM\_Write module and your injection module
- If you used the Matlab and TCL scripts provided, the data is 8-bit unsigned integers, but the SDRAM provides them two bytes at a time
- ► When the switch is in the "loading" position, the injection module must reset it's address to 0





### **Injecting Data from SDRAM**

- Write an injection module that connects to the Avalon interface of the MyQsys instance and injects data into your PWM module at 48.828 125 kSps
- ► Make use of the existing FIFO queue from the previous steps
- Use one of the on-board slide-switches to switch the Avalon interface between the VirtualJTAG\_MM\_Write module and your injection module
- If you used the Matlab and TCL scripts provided, the data is 8-bit unsigned integers, but the SDRAM provides them two bytes at a time
- ► When the switch is in the "loading" position, the injection module must reset it's address to 0





- Write an injection module that connects to the Avalon interface of the MyQsys instance and injects data into your PWM module at 48.828 125 kSps
- ► Make use of the existing FIFO queue from the previous steps
- Use one of the on-board slide-switches to switch the Avalon interface between the VirtualJTAG\_MM\_Write module and your injection module
- If you used the Matlab and TCL scripts provided, the data is 8-bit unsigned integers, but the SDRAM provides them two bytes at a time
- ► When the switch is in the "loading" position, the injection module must reset it's address to 0





# **Injecting Data from SDRAM**

- Write an injection module that connects to the Avalon interface of the MyQsys instance and injects data into your PWM module at 48.828 125 kSps
- ► Make use of the existing FIFO queue from the previous steps
- Use one of the on-board slide-switches to switch the Avalon interface between the VirtualJTAG\_MM\_Write module and your injection module
- If you used the Matlab and TCL scripts provided, the data is 8-bit unsigned integers, but the SDRAM provides them two bytes at a time
- ▶ When the switch is in the "loading" position, the injection module must reset it's address to 0





### Injecting Data from SDRAM

- Write an injection module that connects to the Avalon interface of the MyQsys instance and injects data into your PWM module at 48.828 125 kSps
- ► Make use of the existing FIFO queue from the previous steps
- Use one of the on-board slide-switches to switch the Avalon interface between the VirtualJTAG\_MM\_Write module and your injection module
- If you used the Matlab and TCL scripts provided, the data is 8-bit unsigned integers, but the SDRAM provides them two bytes at a time
- ▶ When the switch is in the "loading" position, the injection module must reset it's address to 0






This is a good time to try out the Signal-tap logic analyser...

https://www.youtube.com/watch?v=vhkzxCEXuaA



















□ 2 C + M > B 0																							
nce Manager 🥞 👂 🔳 🛍 Ready to :	covire																	× JTAGO	Chain Cor	figuration	JTAS ready		
ve Status		LEs: 2180	Memory I	589824 54	mall 0/0	Medium: 74/1	182	Large 0/0												Blaster (US)			
auto signaltap_0 Not running	M	2100 cells	509024 bi			72 blocks		0 blocks															Setup
	- U																	Device	e 1:	10MS0DAL	ESY10MS0D0	· Sc	can Ch
																				eer (A)	WI C		
																		99 3	SUF Man	fer mi			_
																		Attache	ed SOF FI				
g Trig @ 2017/07/02 15:21:44 (2:0:29 elapsed)											ddd		e bar										
Mode			0																				
pe Alles Name			1 9		1 - 3		- 1	- 4	9	3	9	- 1		y.	12				ρ	17	18	1/8	2
* Injection: Injection_Inst(Avalon_A			1FFFFFF X	000000001	), ggggggth)	00000022	<u> </u>		9999993h		(eeccooos)												
Injection injection_inst(Avalon_R)			-					FFFF					azash	( 9589)	_X_A39Ch	X Enam	X 1687h	( CACAD	X 050c	h_X_060	An Cases		eECh.
Injection injection_Inst[Avalon_Read			_																				
injection.injection_inst[Avalon_Read			_																				
Injection Injection_Inst[Avalon_Walt																							
iii Injection: Injection_Inst(Output(7)	.0]											80h											
* Injection: Injection_Inst(RdAddres	s[9.0]											900h											
	s[9.0]							092h						C 9211	X peah	X ozah	X cosh	C 925h	) coel	C 927	n X coet	X.	1223
Shipection repetion, incl(MAAddee)     Shipection repetion, incl(Maddee)	s[9.0]		<					0923						Count	X seezh	X 921h	X south	0255	X scell	1 X 997	n X coef		1221
* Injection: Injection_Inst(RdAddres	s[9.0]		<					0223						9911	X seech	X 933h	X cosh	0233	X coef	097	n X coef	X	1993
Shepetion rejection, indiplicable     Petipetion rejection, indiffundable     Petipetion rejection, indiffundable  Data    Setup	s[9.0]		<					0933						C 0011	X seen	) 921h	X cosh	9319	)C coel	X 997	n Cocer	X	9921











1 0 1 1 6 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1									X JTAG Chain Configuration: JTAG ready
				_					
Status		s: 2180	Memory, 589824 Smalt 0/0	Medium: 74/182	Large 0/0				Hardware: USB-Blaster [USB-0] * Si
to_signaltap_0 Not runnin	ng 🗹 21	00 cells	509024 bits 0 blocks	72 blocks	0 blocks				Device: got: 10MS0DA[[ES]/10MS0DC * Sca
									<< SOF Manager 🚵 🛭
									Attached SQF Files
IE © 2017/07/02 15:21:44 (20:2.9 elas							ck to insert time bar		
ig gg 2017/07/02 19:21:44 (20:23 elap Mede	1163)						OLID HOST DITE DAY		
	ame	26	60 2664 266	2672	2676 . 2690	2684 2688	2092 2090	2700 2704	27ps 2772 2776 2720
19 Injection injection Institutals	on Address[24.0]			gggg1FFh				00000000	
® Injection injection Institutals					FDFBh		Υ		FFFD
Injection Injection Inst[Avalon I	Read								
Injection Injection Inst[Avalon_I	ReadOutsValid								
Injection.injection_Inst[Avalon_)	WatRequest								
(ii) Injection Injection_Inst(Outp				079				0Eh	
30 Injection/Injection InstBIdAc	(dress[9.0]			001h		X		002h	
© injection/injection_inst(Wide) © injection/injection_inst(Wide)				901h	0901	X	Х	962h	0113
				001h	0993	×	X	occh	911
		· ·		901h	0008.	X	X	occh	933
3º Injection:rijection_inst(livide		¢		991h.	0228.	X	X	9628	913





#### **Outline**

Altera Library

Verilog Processes

Finite State Machines

**Timing Constraints** 

Injection Testing

Simulation

Practical

Appendix - High Resolution PWM





- ► Assume that your signal is audio (20 kHz bandwidth)
- ➤ You want the PWM frequency at least 10 times the signal bandwidth ⇒ 200 kHz
- ► Say you want 16-bit output resolution...
- ➤ You have to run the saw-tooth counter at 200 kHz × 2<sup>16</sup> = 13.1072 GHz
- ▶ That is a FAST clock!
- ► The solution...





- ► Assume that your signal is audio (20 kHz bandwidth)
- ➤ You want the PWM frequency at least 10 times the signal bandwidth ⇒ 200 kHz
- ► Say you want 16-bit output resolution...
- ➤ You have to run the saw-tooth counter at 200 kHz × 2<sup>16</sup> = 13.1072 GHz
- ► That is a FAST clock!
- ► The solution...





- ► Assume that your signal is audio (20 kHz bandwidth)
- ➤ You want the PWM frequency at least 10 times the signal bandwidth ⇒ 200 kHz
- ► Say you want 16-bit output resolution...
- ➤ You have to run the saw-tooth counter at 200 kHz × 2<sup>16</sup> = 13.1072 GHz
- ► That is a FAST clock!
- ► The solution...





- ► Assume that your signal is audio (20 kHz bandwidth)
- ➤ You want the PWM frequency at least 10 times the signal bandwidth ⇒ 200 kHz
- ► Say you want 16-bit output resolution...
- You have to run the saw-tooth counter at 200 kHz × 2<sup>16</sup> = 13.1072 GHz
- ► That is a FAST clock!
- ▶ The solution





- Assume that your signal is audio (20 kHz bandwidth)
- ➤ You want the PWM frequency at least 10 times the signal bandwidth ⇒ 200 kHz
- ► Say you want 16-bit output resolution...
- You have to run the saw-tooth counter at 200 kHz × 2<sup>16</sup> = 13.1072 GHz
- That is a FAST clock!
- ▶ The solution






- ► Assume that your signal is audio (20 kHz bandwidth)
- ➤ You want the PWM frequency at least 10 times the signal bandwidth ⇒ 200 kHz
- ► Say you want 16-bit output resolution...
- You have to run the saw-tooth counter at 200 kHz × 2<sup>16</sup> = 13.1072 GHz
- That is a FAST clock!
- ► The solution...






























#### **Select References**

- Stephen Brown and Zvonko Vranesic Fundamentals of Digital Logic with Verilog Design, 2<sup>nd</sup> Edition ISBN 978-0-07-721164-6
- Merrill L Skolnik Introduction to RADAR Systems ISBN 978-0-07-288138-7
- Mark A. Richards and James A. Scheer Principles of Modern Radar: Basic Principles ISBN 978-1-89-112152-4
- Deepak Kumar Tala
  World of ASIC
  http://www.asic-world.com/
- Jean P. Nicolle
  FPGA 4 Fun
  http://www.fpga4fun.com/





#### FPGA Development for Radar, Radio-Astronomy and Communications MASTERS COU





Dept. Electrical Engineering, University of Cape Town Private Bag, Rondebosch, 7701, South Africa http://www.rrsg.uct.ac.za



Presented by John-Philip Taylor Convened by Prof Daniel O'Hagan Tutored by Stephen Paine and Randy Cheng Day 2 - 18 July 2017