FPGA Development for Radar, Radio-Astronomy and Communications





Dept. Electrical Engineering, University of Cape Town Private Bag, Rondebosch, 7701, South Africa http://www.rrsg.uct.ac.za



Presented by Dr John-Philip Taylor
Convened by Dr Stephen Paine

Day 1 - 9 September 2024

Outline

Introduction

FPGA Internals

The Development Kit

Development Cycle

Verilog Basics

Verilog Processes

IP Library





Outline

Introduction

FPGA Internals

The Development Kit

Development Cycle


Verilog Basics

Verilog Processes

IP Library











- ► Overall (Morning)
 - ► This course specifically targets low-level development
 - ► Minimal exposure to vendor-provided IP and related workflows
 - ► No high-level synthesis (HLS)
 - ► No soft-core or embedded processors / etc.
- ► Practicals (Afternoon)
 - ▶ Practical descriptions are available on the course Git repository.
- ► Project and Report (After the course)
 - ► Each participant needs to implement a project and hand in a report for evaluation.
- Never be shy to ask questions





- ► Overall (Morning)
 - ► This course specifically targets low-level development
- ► Practicals (Afternoon)
 - ► Practical descriptions are available on the course Git repository.
 - ► The practicals are challenging to finish during the scheduled tutorial sessions.
 - ► The scheduled tutorial sessions are informal feel free to structure your time as you see fit, or even do the practicals at home.
 - ► Fork the repository and commit your work. You can mark the project as private, but add the presenter as a collaborator in that case.
 - ► Primarily Verilog, but feel free to implement your practicals in VHDL (the presenter is well-versed in both).
- ► Project and Report (After the course)
 - ► Each participant needs to implement a project and hand in a report for evaluation.
- Never be shy to ask questions





- ► Overall (Morning)
 - ► This course specifically targets low-level development
- ► Practicals (Afternoon)
 - ► Practical descriptions are available on the course Git repository.
- ► Project and Report (After the course)
 - ► Each participant needs to implement a project and hand in a report for evaluation.
 - ► Each participant needs to implement something different some ideas will be presented at the end of the course.
 - ► Submit your report on Amathuba.
 - ► The report should contain a link to your source code repository, which could be the fork you used for the practicals.
- ► Never be shy to ask questions





- ► Overall (Morning)
 - ► This course specifically targets low-level development
- ► Practicals (Afternoon)
 - Practical descriptions are available on the course Git repository.
- ► Project and Report (After the course)
 - ► Each participant needs to implement a project and hand in a report for evaluation.
- ► Never be shy to ask questions






- ► Understand the underlying physical architecture of FPGAs
- Understand the concept of timing constraints, clock domains and other timing-related issues
- ► Use the FPGA tool-set, including JTAG debugging and the general Verilog-based compilation process
- Design FPGA firmware systems on a high level
- ► Design RTL representations of finite state machines and pipelines
- ► Implement FPGA firmware systems
- ► Debug an FPGA firmware implementation
- ► Analyse timing closure issues and solve the problem such that the final design meets all timing requirements.





Practicals




- ► JTAG interfacing to / from the computer
- ► 8-bit, 100 MSps data injection
- ▶ 1024-point FIR-filter with a 128× subsampling rate





Practicals







- ► Programming experience?
 - ► C / C++ / C#?
 - ► Embedded? PC?
 - ► GPU? OpenGL? OpenCL? DirectX? CUDA?
- ► FPGA Experience?
 - VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - Synthesis? Simulation only?
 - What context / application?





- ► Programming experience?
 - ► C / C++ / C#?
 - ► Embedded? PC?
 - ► GPU? OpenGL? OpenCL? DirectX? CUDA?
- ► FPGA Experience?
 - VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - Synthesis? Simulation only?
 - What context / application?





- ► Programming experience?
 - ► C / C++ / C#?
 - ► Embedded? PC?
 - ► GPU? OpenGL? OpenCL? DirectX? CUDA?
- ► FPGA Experience?
 - VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - Synthesis? Simulation only?
 - What context / application?





- ► Programming experience?
 - ► C / C++ / C#?
 - ► Embedded? PC?
 - ► GPU? OpenGL? OpenCL? DirectX? CUDA?
- ► FPGA Experience?
 - VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - Synthesis? Simulation only?
 - What context / application?





- ► Programming experience?
 - ► C / C++ / C#?
 - ► Embedded? PC?
 - ► GPU? OpenGL? OpenCL? DirectX? CUDA?
- ► FPGA Experience?
 - ► VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ► Synthesis? Simulation only?
 - ► What context / application?





- ► Programming experience?
 - ► C / C++ / C#?
 - ► Embedded? PC?
 - ► GPU? OpenGL? OpenCL? DirectX? CUDA?
- ► FPGA Experience?
 - ► VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ► Synthesis? Simulation only?
 - ► What context / application?





- ► Programming experience?
 - ► C / C++ / C#?
 - ► Embedded? PC?
 - ► GPU? OpenGL? OpenCL? DirectX? CUDA?
- ► FPGA Experience?
 - ► VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ► Synthesis? Simulation only?
 - ► What context / application?






- ► Programming experience?
 - ► C / C++ / C#?
 - ► Embedded? PC?
 - ► GPU? OpenGL? OpenCL? DirectX? CUDA?
- ► FPGA Experience?
 - ► VHDL? Verilog? PyHDL? Migen? Graphical tools?
 - ► Synthesis? Simulation only?
 - ► What context / application?





Software-Defined Radio



- ▶ In high-performance computing, the CPU, GPU and FPGA work together
- ► Each processing element is used for its strength





Processing Platforms

- ► CPU:
 - ► General-purpose; Easily modified; Short development cycle
 - ► Extensive history ⇒ Rich set of matured libraries and APIs
 - ► Does not handle parallel algorithms particularly well
- ► GPU:
- ► FPGA:





Processing Platforms

- ► CPU:
 - ► General-purpose; Easily modified; Short development cycle
 - ► Extensive history ⇒ Rich set of matured libraries and APIs
 - ► Does not handle parallel algorithms particularly well
- ► GPU:
 - Agile: can be reprogrammed in real-time (kernels are referenced by a handle, or memory address)
 - ► Extremely good at course-grained parallel algorithms (little to none inter-worker communication: matrix multiplication; FFT; FIR filters; etc.)
 - ► Medium development cycle debugging and optimising is a challenging process
 - ► Memory bandwidth problems (the bottle-neck is generally in data transfer, but less so in modern GPUs with advanced parallel copy-engines)
- ► FPGA:






Processing Platforms

- ► CPU:
 - ► General-purpose; Easily modified; Short development cycle
 - ► Extensive history ⇒ Rich set of matured libraries and APIs
 - Does not handle parallel algorithms particularly well
- ► GPU:
 - ► Agile: can be reprogrammed in real-time
 - Extremely good at course-grained parallel algorithms
 - ► Medium development cycle
- ► FPGA:
 - Not agile: takes a few seconds to switch functionality
 - Highly flexible, but with a relatively slow clock
 - Provides ASIC functionality at a small fraction of the cost
 - ► Excellent at fine-grained and time-critical problems
 - ► Long development cycle; challenging to debug and optimise





Programming Model – CPU




- ► Fetch-decode-execute cycle serialised execution
- ► The RAM is divided into program, stack and heap areas
- ► All CPU cores share the same RAM, but is cache-assisted to reduce contention





Programming Model – GPU




- Client-server interface with the CPU
- ► Runs a pipeline of kernels, in SIMD operation





Programming Model – GPU




- ► The hardware is organised into groups of processors
- ► Within a group, execution is in lock-step
- ► Execution within one group is independent of other groups
- ► Three levels of memory





Programming Model – FPGA

► Any architecture you like...







Outline

Introduction

FPGA Internals

The Development Kit

Development Cycle

Verilog Basics


Verilog Processes

IP Library






FPGA Architecture Overview








Logic Elements








Logic Elements







Register Detail








Register Detail

A-Clr	En	S-Clr	S-Ld	S-Dat	In	Clk	Output
1	×	×	×	×	×	×	0
0	1	1	×	×	×	↑	0
0	1	0	1	0	×	↑	0
0	1	0	1	1	×	↑	1
0	1	0	0	×	0	↑	0
0	1	0	0	×	1	↑	1
0	0	×	×	×	×	×	no-change





Internal RAM Blocks







Internal RAM Blocks

► MAX-10 M9K ports can be configured as:

```
8192 \times 1
4096 \times 2
2048 \times 4
1024 \times 8
1024 \times 9
512 \times 16
512 \times 18
256 \times 32
256 \times 36
```

- ► The two ports can have different configurations
- ► The two ports can have independent clocks





Internal RAM Blocks

► MAX-10 M9K ports can be configured as:

```
8192 \times 1
4096 \times 2
2048 \times 4
1024 \times 8
1024 \times 9
512 \times 16
512 \times 18
256 \times 32
256 \times 36
```

- ► The two ports can have different configurations
- ► The two ports can have independent clocks





► MAX-10 M9K ports can be configured as:

```
8192 \times 1
4096 \times 2
2048 \times 4
1024 \times 8
1024 \times 9
512 \times 16
512 \times 18
256 \times 32
256 \times 36
```

- ► The two ports can have different configurations
- ► The two ports can have independent clocks





► Internal RAM can be initialised by means of a memory initialisation file (.mif)

```
-- Header Comments
WIDTH=8;
DEPTH=4096;
ADDRESS RADIX=HEX;
DATA RADIX=HEX;
CONTENT BEGIN
   [000..011] : 00;
   012
              : 7E;
   013
              : 81;
    [FFD..FFE] : FF;
   FFF
              : 00;
END;
```





- ► Internal RAM can be initialised by means of a memory initialisation file (.mif)
- ► Xilinx (AMD) uses COE files





- ► Internal RAM can be initialised by means of a memory initialisation file (.mif)
- ► Xilinx (AMD) uses COE files
- ► Lattice uses .mem files)






- ► Internal RAM can be initialised by means of a memory initialisation file (.mif)
- ► Xilinx (AMD) uses COE files
- ► Lattice uses .mem files)

```
// Header Comments
#Format=AddrHex
#Depth=4096
#Width=8
#AddrRadix=3
#Data
012:7E 81 A5 81 81 BD 99 81 81 7E
022:7E FF DB FF FF C3 E7 FF FF 7E
034:6C FE FE FE FE 7C 38 10
...
FD1:70 D8 30 60 C8 F8
FE4:7C 7C 7C 7C 7C 7C
FFD:FF FF
```





DSP Blocks (Altera / Intel)







DSP Detail (Altera / Intel)

Each Cyclone V DSP block can be configured as:

- ► Three 9×9-bit multipliers
- ► Two 18×18-bit multipliers (unsigned)
- ► Two 18×19-bit multipliers (signed)
- ► One 18×25-bit multiplier
- ► One 20×24-bit multiplier
- ► One 27×27-bit multiplier
- ► One 18×19-bit multiply-accumulate
- ▶ One 18×18-bit multiply-accumulate with adder
- ► Half of a 18×19-bit complex multiplier





MAX-10 Multipliers


- ► The MAX-10 does not have DSP blocks it only has embedded multipliers (no accumulators or adders as part of the block)
- ► Each multiplier block can be configured as two 9×9-bit multipliers or one 18×18-bit multiplier
- ► Each input can be configured as signed or unsigned
- ► The inputs and outputs can optionally be registered inside the multiplier block, which improves timing





Interconnect

- ► Each interconnect crossing contains 6 switches
- ► These switches can be configured in various ways








Interconnect

- ► Each interconnect crossing contains 6 switches
- ► These switches can be configured in various ways







Outline

Introduction

FPGA Internals

The Development Kit

Development Cycle

Verilog Basics


Verilog Processes

IP Library





DE10 Lite Overview







FPGA Details

- ► MAX-10 series (10M50DAF484C7G)
- ► 2 ADCs (each 12-bit, 1 MSps shared over 9 channels)
- ► 49 760 logic elements
- ► 182 M9K memory blocks
- ▶ 736 kiB user flash memory
- ► 144 multiplier blocks
- ► 4 phase-locked loop blocks
- ▶ 360 I/O Pins





Outline

Introduction

FPGA Internals

The Development Kit

Development Cycle

Verilog Basics

Verilog Processes

IP Library






Development Cycle







Design Entry – Modular Design









Design Entry – HDL

► Verilog / VHDL / PyHDL / Migen / etc.

```
module Top_Level(input ipClk, input ipButton, output opLED);
    wire Debounced_Button;

Debouncer Debouncer_Inst(
    ipClk, ipButton, Debounced_Button
);

LED_Driver LED_Driver_Inst(
    ipClk, Debounced_Button, opLED
);
endmodule
```







Design Entry – Schematic











Design Entry – Schematic







Design Entry – Schematic










Design Entry – Platform Designer










Design Entry – Platform Designer









Design Entry – HLS

```
void paralleltest (
 bool _doWrite, int _writeAddr, int _writeData,
 bool _doRead, int _readAddr, int* _readData
  #pragma HLS INTERFACE ap_ctrl_none port=return
  #pragma HLS PIPELINE II=1
  #pragma HLS DEPENDENCE variable=buffer inter WAR false
  #pragma HLS RESOURCE variable=buffer core=RAM 2P BRAM
  static const int BufferSize = 1024:
              int buffer[BufferSize];
  static
 if ( doWrite) {buffer[ writeAddr % BufferSize] = writeData; }
 if ( doRead) {* readData = buffer[ readAddr % BufferSize];}
```







Analysis and Synthesis

- Analyse code and perform optimisations (trim dead paths, check connectivity, etc.)
- ► Synthesise logic tables from expressions
- ► Match the logic tables and data flow graphs to the target hardware architecture
- ► Synthesise connection graphs

Note: Verilog automatically generates a 1-bit wire for any net that is used without definition, which often happens on typo's and spelling errors. Consult the synthesis warnings for "not declared" nets.





Analysis and Synthesis

- Analyse code and perform optimisations (trim dead paths, check connectivity, etc.)
- ► Synthesise logic tables from expressions
- ► Match the logic tables and data flow graphs to the target hardware architecture
- ► Synthesise connection graphs

Note: Verilog automatically generates a 1-bit wire for any net that is used without definition, which often happens on typo's and spelling errors. Consult the synthesis warnings for "not declared" nets.





- ► The fitter performs a place and route function (similar to a PCB auto-router)
- This is a computationally-intensive process, so be patient
- ► Uses design constraints:
 - Clock rate
 - Combinational logic time delay
 - Multi-cycle timing requirements
 - False-path specifications
 - Routing delay
 - External timing requirements
 - User-defined placement
 - etc.







- ► The fitter performs a place and route function (similar to a PCB auto-router)
- ► This is a computationally-intensive process, so be patient
- ► Uses design constraints:
 - Clock rate
 - Combinational logic time delay
 - Multi-cycle timing requirements
 - False-path specifications
 - Routing delay
 - External timing requirements
 - User-defined placement
 - etc.







- ► The fitter performs a place and route function (similar to a PCB auto-router)
- ► This is a computationally-intensive process, so be patient
- Uses design constraints:
 - Clock rate
 - Combinational logic time delay
 - Multi-cvcle timing requirements
 - False-path specifications
 - Routing delay
 - External timing requirements
 - User-defined placement
 - etc.







- ► The fitter performs a place and route function (similar to a PCB auto-router)
- ► This is a computationally-intensive process, so be patient
- ► Uses design constraints:
 - Clock rate
 - Combinational logic time delay
 - Multi-cvcle timing requirements
 - False-path specifications
 - Routing delay
 - External timing requirements
 - User-defined placement
 - ▶ etc.







- ► The fitter performs a place and route function (similar to a PCB auto-router)
- ► This is a computationally-intensive process, so be patient
- ► Uses design constraints:
 - Clock rate
 - Combinational logic time delay
 - Multi-cvcle timing requirements
 - False-path specifications
 - Routing delay
 - External timing requirements
 - User-defined placement
 - etc.







- ► The fitter performs a place and route function (similar to a PCB auto-router)
- ► This is a computationally-intensive process, so be patient
- ► Uses design constraints:
 - Clock rate
 - Combinational logic time delay
 - Multi-cvcle timing requirements
 - False-path specifications
 - Routing delay
 - External timing requirements
 - User-defined placement
 - etc.





- ► The fitter performs a place and route function (similar to a PCB auto-router)
- ► This is a computationally-intensive process, so be patient
- ► Uses design constraints:
 - Clock rate
 - Combinational logic time delay
 - Multi-cvcle timing requirements
 - False-path specifications
 - Routing delay
 - External timing requirements
 - User-defined placement
 - etc.







- ► The fitter performs a place and route function (similar to a PCB auto-router)
- ► This is a computationally-intensive process, so be patient
- ► Uses design constraints:
 - Clock rate
 - Combinational logic time delay
 - Multi-cvcle timing requirements
 - False-path specifications
 - Routing delay
 - External timing requirements
 - User-defined placement
 - etc







- ► The fitter performs a place and route function (similar to a PCB auto-router)
- ► This is a computationally-intensive process, so be patient

...


- Uses design constraints:
 - Clock rate
 - ► Combinational logic time delay
 - ► Multi-cycle timing requirements
 - ► False-path specifications
 - Routing delay
 - External timing requirements
 - User-defined placement
 - etc.







Assembler










Programming Architectures










Programming Architectures



- ► SOF ⇒ SRAM Object File
- ► POF ⇒ Programmer Object File
- ► RBF ⇒ Raw Binary File
- ► BOF ⇒ Borph Object File








Altera Quartus

Practical 01 - Quartus introduces the Altera Quartus IDE.







Coffee Break...







Outline

Introduction

FPGA Internals

The Development Kit

Development Cycle

Verilog Basics

Verilog Processes

IP Library





Module Definition

```
/* Use comments to describe the function...
  Multiple lines are possible */
module MyModule (
 input
           ipClk, // Try to be consistent
 input
              ipReset, // on port placement
 input [ 7:0]ipInput, // Note that Verilog is
 output [ 9:0]opOutput, // case sensitive
 inout [12:0]bpBidirectional
// The module body goes here...
endmodule
```





Wires


- ▶ Wires are internal connections
- ► See them as wires on a bread-board...





Wires

```
module PWM_Filter(
  input V1,
  output V2,
  input GND
  wire Blue;
  wire White = V1;
 wire Cyan = GND;
  Resistor #( 680) R1(White, Blue);
  Capacitor #(10000) C1(Blue, Cyan);
  assign V2 = Blue;
endmodule
```








Wires

```
module PWM_Filter(
  input V1,
  output V2,
  input GND
);
  Resistor #( 680) R1(V1, V2 );
  Capacitor #(10000) C1(V2, GND);
endmodule
```







Operators – Reduction

```
wire [7:0] X, Y, Z; // Defines 3x 8-bit wires
wire A, B, C; // Defines 3x 1-bit wires

assign A = &X; // AND-reduce X and assign to A
assign B = |Y; // OR-reduce Y and assign to B
assign C = ^Z; // XOR-reduce Z and assign to C
assign B = !Y; // Logical NOT: equivalent to B = ~|Y
```





Operators – Bitwise

```
wire [7:0] X, Y, Z; // Defines 3x 8-bit wires

assign Z = -X; // 2's complement X and assign to Z

assign Z = ^{\sim}Y; // Bitwise NOT Y and assign to Z

assign Z = X \mid Y; // Bitwise OR X with Y and assign to Z

assign Z = X \& Y; // Bitwise AND X with Y and assign to Z

assign Z = X \wedge Y; // Bitwise XOR X with Y and assign to Z
```





Operators – Concatenation

```
wire [7:0] A;
wire [3:0] B, C;

assign A = {B, C}; // Concatenates B--C and assign to A
assign {B, C} = A; // Assign A to the concatenation B--C
assign A = {2{B}}; // Replicate B 2 times and assign to A
```





Operators – Arithmetic

```
wire [ 7:0] A, B, C;
wire [15:0] X;

assign A = B + C; // Add C to B and assign to A
assign A = B - C; // Subtract C from B and assign to A
assign X = B * C; // Multiply B by C and assign to X

assign A = B << 5; // Left-shift B and assign to A
assign A = B >> 6; // Right-shift B and assign to A
```





Operators – Logical

```
wire [ 7:0]A, B, C;
wire
      X :
assign X = A > B; // A greater than B?
                                             Result to X
assign X = A < B; // A less than B?
                                             Result to X
assign X = A >= B; // A greater or equal to B? Result to X
assign X = A \le B; // A less or equal to B? Result to X
assign X = A == B; // A equal to B?
                                     Result to X
assign X = A != B; // A not equal to B?
                                             Result to X
assign X = A \&\& B; // Equivalent to X = (|A) \& (|B)
assign X = A \mid \mid B; // Equivalent to X = (\mid A) \mid (\mid B)
assign C = X ? A : B // If X is 1, assign A to C,
                    // otherwise assign B to C
```





Operators – Signed Operations

- ► All operations are unsigned, unless specified otherwise
- ► The following always yield unsigned results:
 - Any operation with at least one unsigned operand
 - ► A literal without the 's' modifier
 - ► Bit-select (eg. A[5])
 - ► Part-select (eg. A[5:3])
 - Concatenations

```
wire [ 7:0]A; // Unsigned vector
wire signed [ 7:0]B; // Signed vector
wire signed [15:0]X; // Signed vector

assign X = $signed(A) * B; // A must be cast
```





Operators – Signed Operations

- ▶ In general, most operations should be done using standard unsigned arithmetic
- ► In the rare cases where the sign makes a difference (multiplication and relational statements), cast explicitly

```
wire [ 7:0]A;
wire [ 7:0]B;
wire [15:0]X;

assign X = $signed(A) * $signed(B);

PWM PWM1(Clk, {~X[15], X[14:0]}, PWM_Output);
```





Vector Lengths

Note: Verilog does not enforce vector length matching:

- ► If the left-hand-side is longer than the right-hand-side, the most-significant side is padded with zeros
- ▶ If the left-hand-side is shorter than the right-hand-side, the most-significant side is truncated
- ► This is done without an obvious warning!
- Consult the compile warnings to check for unintended size-mismatches

```
1 0 1 1 11 or -5
```






Vector Lengths

Note: Verilog does not enforce vector length matching:

- ► If the left-hand-side is longer than the right-hand-side, the most-significant side is padded with zeros
- ► If the left-hand-side is shorter than the right-hand-side, the most-significant side is truncated
- ► This is done without an obvious warning!
- Consult the compile warnings to check for unintended size-mismatches







Vector Lengths

Note: Verilog does not enforce vector length matching:

- ► If the left-hand-side is longer than the right-hand-side, the most-significant side is padded with zeros
- ► If the left-hand-side is shorter than the right-hand-side, the most-significant side is truncated
- ► This is done without an obvious warning!
- ► Consult the compile warnings to check for unintended size-mismatches





Literals

```
// All underscores "_" are ignored
// (except in Lattice: leading "_" gives an error)
5'b 1 0110 // 5-bit binary
11'h_5_CE // 11-bit hexadecimal
13'o_1_7642 // 13-bit octal
17'd 123 456 // 17-bit decimal
"H" // 8-bit ASCII constant
// Left bits (most significant) are padded with zeros,
// unless the most significant specified is 'Z' or 'X'
78'bZ // 78-bit high-impedance
// Use the 's' specifier for "signed" literals
-8'sd125 // 2's complement of the positive
         // signed decimal constant 125
```





Module Instances

```
module My_Submodule(input Clk, input A, input B, output X);
  // Module body...
endmodule
module Top_Level(
  input Clock_50MHz,
  input Input1, Input2,
  output Output
);
// Positional port mapping:
My Submodule Instance 1 (
  Clock 50MHz.
  Input1, Input2, Output
);
```





Module Instances

```
module My_Submodule(input Clk, input A, input B, output X);
  // Module body...
endmodule
module Top_Level(
  input Clock_50MHz,
  input Input1, Input2,
  output Output
);
// Named port mapping:
My Submodule Instance 2(
  .X(Output), .A(Input1), .B(Input2),
  .Clk(Clock_50MHz)
);
```





Outline

Introduction

FPGA Internals

The Development Kit

Development Cycle

Verilog Basics

Verilog Processes


IP Library





Blocking Statements

```
reg A, B;
always @(posedge ipClk) begin
  A = C & B;
  B = A | C;
end
```




- ► Statements are evaluated in order, like a computer program
- ► Often results in unintentionally long combinational chains
- ► Note that all registers still change state on the clock edge





Non-Blocking Statements

```
reg A, B;
always @(posedge ipClk) begin
  A <= C & B;
  B <= A | C;
end</pre>
```



- ► All right-hand-side expressions are evaluated in parallel and then assigned to the left-hand-side on the clock edge
- ► The order of statements makes no difference to the functionality





Mixed Mode

Never mix blocking and non-blocking statements in the same always block

Except inside test-benches, where it is sometimes useful...





Mixed Mode

Never mix blocking and non-blocking statements in the same always block

Except inside test-benches, where it is sometimes useful...





Algorithmic Combinational Blocks

► Use blocking assignments: allows algorithmic descriptions





Algorithmic Combinational Blocks

▶ Use blocking assignments: allows algorithmic descriptions

► If not explicitly assigned a new value, the previous value is "remembered" in an "inferred latch" – to be avoided





Look-up Tables

```
always @(*) begin
 case (BCD)
   4 'h0:
            SevenSegment = 7'b0111111;
   4'h1:
            SevenSegment = 7'b0000110;
   4'h2:
            SevenSegment = 7'b1011011;
   4'h3:
            SevenSegment = 7'b1001111;
   4'h4:
            SevenSegment = 7'b1100110;
   4 h5:
            SevenSegment = 7'b1101101;
   4'h6:
            SevenSegment = 7'b1111101;
   4 h7:
            SevenSegment = 7'b0000111;
   4'h8:
            SevenSegment = 7'b1111111;
   4'h9:
            SevenSegment = 7'b1101111;
   default:; // This is bad: infers a latch
 endcase
end
```





Look-up Tables

```
always @(*) begin
 case (BCD)
   4 'h0:
            SevenSegment = 7'b0111111;
   4'h1:
            SevenSegment = 7'b0000110;
   4'h2:
            SevenSegment = 7'b1011011;
   4'h3:
            SevenSegment = 7'b1001111;
   4'h4:
            SevenSegment = 7'b1100110;
   4 h5:
            SevenSegment = 7'b1101101;
   4'h6:
            SevenSegment = 7'b1111101;
   4 h7:
            SevenSegment = 7'b0000111;
   4'h8:
            SevenSegment = 7'b1111111;
   4'h9:
            SevenSegment = 7'b1101111;
   default: SevenSegment = 0; // This is acceptable
 endcase
end
```





Look-up Tables

```
always @(*) begin
 case (BCD)
   4 'h0:
            SevenSegment = 7'b0111111;
   4'h1:
            SevenSegment = 7'b0000110;
   4'h2:
            SevenSegment = 7'b1011011;
   4'h3:
            SevenSegment = 7'b1001111;
   4'h4:
            SevenSegment = 7'b1100110;
   4 h5:
            SevenSegment = 7'b1101101;
   4'h6:
            SevenSegment = 7'b1111101;
   4 h7:
            SevenSegment = 7'b0000111;
   4'h8:
            SevenSegment = 7'b1111111;
   4'h9:
            SevenSegment = 7'b1101111;
   default: SevenSegment = 7'bXXXXXXX; // This is better
 endcase
end
```





Sparse Case Statements

```
always @(*) begin
 case (Address) // 8-bit address, 16-bit data
   8'h00: Data = FirmwareVersion;
   8'h01: Data = BuildDate;
   8'h02: Data = BuildTime;
   8'h10: Data = { 6'd0, LED };
   8'h11: Data = { 6'd0, Switches};
   8'h12: Data = {14'd0. Buttons }:
   8'h20: Data = Accelerometer X;
   8'h21: Data = Accelerometer Y;
   8'h22: Data = Accelerometer Z:
   default: Data = 0; // This is OK
 endcase
end
```






Sparse Case Statements

```
always @(*) begin
 case (Address) // 8-bit address, 16-bit data
   8'h00: Data = FirmwareVersion;
   8'h01: Data = BuildDate:
   8'h02: Data = BuildTime;
   8'h10: Data = { 6'd0, LED };
   8'h11: Data = { 6'd0, Switches};
   8'h12: Data = {14'd0. Buttons }:
   8'h20: Data = Accelerometer X;
   8'h21: Data = Accelerometer Y;
   8'h22: Data = Accelerometer Z:
   default: Data = 16'hXXXX; // This is better
 endcase
end
```





Register Transfer Logic







Register Transfer Logic

▶ Use non-blocking assignments: easier to relate all calculations to the clock edge

```
req Reset;
always @(posedge ipClk) begin
  Reset <= ipReset; // Localise the reset
  if(Reset) begin
    // Reset stuff here
  end else if(ipEnabled) begin
    // RTL code goes here
  end
end
```





Register Transfer Logic


► If not explicitly assigned a new value, the previous value is "remembered" in the register – very useful

```
Reset:
req
reg [11:0] Count;
always @(posedge ipClk) begin
  Reset <= ipReset; // Localise the reset
  if(Reset) begin
    Count \leq 0:
  end else if(ipEnabled) begin
    Count <= Count + 1'b1;
  end
end
```






Synchronous and Local Resets





Synchronous and Local Resets







Outline

Introduction

FPGA Internals

The Development Kit

Development Cycle

Verilog Basics

Verilog Processes


IP Library





IP Library

- ► A combination of soft and hard IP
- ► Collectively known as "Megafunctions" or "IP Cores"








Wizard

- ► Generally easier to use the IP Catalogue (or Platform Designer) wizard to generate wrapper modules
- ► Or one can instantiate the built-in modules directly






- ► RAM / ROM
- ▶ DSP blocks
- ► PLL / DLL blocks
- Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)








- ► RAM / ROM
- ► DSP blocks
- ► PLL / DLL blocks
- ► Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)








- ► RAM / ROM
- ► DSP blocks
- ► PLL / DLL blocks
- ► Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)








- ► RAM / ROM
- ► DSP blocks
- ► PLL / DLL blocks
- Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)







- ► RAM / ROM
- ► DSP blocks
- ► PLL / DLL blocks
- Processors / SoC (ARM) with bus infrastructure
- ► Interfaces (DDR Memory / PCIe / SerDes (JESD204) / etc.)








Debugging Infrastructure

- ► Sources and Probes (Practical 02 Sources and Probes)
- ► Signaltap Logic Analyser (Practical 05 SDRAM)
- ► Virtual JTAG (Practical 07 PWM and Injection)







Debugging Infrastructure

- ► Sources and Probes (Practical 02 Sources and Probes)
- ► Signaltap Logic Analyser (Practical 05 SDRAM)
- ► Virtual JTAG (Practical 07 PWM and Injection)


			s/E1-Quamus/MyfireProject - MyfiretProject - (MyfiretProject.stp2"				- 0
	Die Edit Wew Brojest Processing D	Jook Window Edp					
	S O DO SM LD	0					
March Marc						-	
The state of the							
The content of the	Pance Status						Hardware use-sturar (use-o) * Setu
	(ii) auto vignatus (i) Part sunn	ong V 2000 celo	800700 kfts Eblinks 700 klocks Eblinks				
The process of the pr							
The second secon							ss SSEMmaper ub d
The second secon	has The Grand contained and the state of	arent de de					
The content of the	Bula						
The second secon		CONTRACTOR OF		Al . Al . M	M . M . M .	.6448	. 41 . 41 . 41
The second of the control of the con	F tospean popul of	Louis Xuttan I	Action Contract Action Contract Action Contract		MID		
The second secon	F WARRAN ACA O	COSTS CARRA	cores/cares/cares/corps/cares/cares/cares/	acres Canada Capa a X appaia Capa a Cap	Access Contract Contract Contract	Yourself committee	noon Caroni Cason Varion Vason Caro
The state of the s	P processes salt of	- 10	and the second s				
			B				
The Manager of the Ma	P . JETASJOE SEKKY, JAKE	Command MATE	Marie Land	Tem X are Tem X	60	X and X	600
For American The American Th							-
Fine Makes ** ** ** ** ** ** ** ** ** ** ** ** **	September of As	-					
Fine Makes ** ** ** ** ** ** ** ** ** ** ** ** **	September of the						
Fine Makes ** ** ** ** ** ** ** ** ** ** ** ** **	September 1845						
Fine Makes ** ** ** ** ** ** ** ** ** ** ** ** **	S AND STREET AND			1			
Fine Makes ** ** ** ** ** ** ** ** ** ** ** ** **	Service front						
Fine (Mass) Fine	Special State						
Fine (Mass) Fine	P. Austra Addressins of	Constigue X X			60833835		
From More to the state of the s	F Avaire temperature of	Louis Xucos I	ACCOUNT ACCOUNT OF THE CASTER		MACA		
Fine Rates Fine Rates The property The proper	E Stadion's of						
Tool November Section Section							
Tool November Section Section							
* Service Barrier Barr							
¥ stringer	Tota III Selve						
¥ stringer	Hererby Display	K Treasur Fk					
Z * aurosassay,	V W Middle Street	The second second					
		Oll medichandin					
	y - normouston year						
	N anto constitue d						





Debugging Infrastructure

- ► Sources and Probes (Practical 02 Sources and Probes)
- ► Signaltap Logic Analyser (Practical 05 SDRAM)
- ► Virtual JTAG (Practical 07 PWM and Injection)







Select References

- Stephen Brown and Zvonko Vranesic
 Fundamentals of Digital Logic with Verilog Design, 2nd Edition
 ISBN 978-0-07-721164-6
- Merrill L Skolnik
 Introduction to RADAR Systems
 ISBN 978-0-07-288138-7
- Mark A. Richards and James A. Scheer Principles of Modern Radar: Basic Principles ISBN 978-1-89-112152-4
- Deepak Kumar Tala
 World of ASIC
 http://www.asic-world.com/
- Jean P. Nicolle
 FPGA 4 Fun
 http://www.fpga4fun.com/





FPGA Development for Radar, Radio-Astronomy and Communications





Dept. Electrical Engineering, University of Cape Town Private Bag, Rondebosch, 7701, South Africa http://www.rrsg.uct.ac.za



Presented by Dr John-Philip Taylor
Convened by Dr Stephen Paine

Day 1 - 9 September 2024