FPGA Development for Radar, Radio-Astronomy and Communications





Dept. Electrical Engineering, University of Cape Town Private Bag, Rondebosch, 7701, South Africa http://www.rrsg.uct.ac.za



Presented by Dr John-Philip Taylor Convened by Dr Stephen Paine

Day 3 - 11 September 2024

Outline

Memory-Mapped Bus

Advanced Clocking

Clock Domains

Pipelines

Streaming Processors

Flow Control





Outline

Memory-Mapped Bus

Advanced Clocking

Clock Domains

Pipelines


Streaming Processors

Flow Control






Memory-Mapped Bus







Memory-Mapped Bus




- Every node on the bus has an address range allocated
- Generally used for writing control registers, reading system status and accessing memory
- ► Altera Qsys uses Avalon
- Xilinx IP Integrator and ARM processors use AXI
- ► Many open-source projects use Wishbone





Memory-Mapped Bus




- Every node on the bus has an address range allocated
- Generally used for writing control registers, reading system status and accessing memory
- ► Altera Qsys uses Avalon
- Xilinx IP Integrator and ARM processors use AXI
- ► Many open-source projects use Wishbone






Memory-mapped Architectures








Memory-mapped Architectures








Interface Timing Diagrams







Interface Timing Diagrams







- SystemVerilog only
- ▶ Define these once in a separate file, typically as part of a package

```
package Structures;
  typedef struct{
    logic [ 1:0]Buttons;
    logic [ 9:0]Switches;
    logic [31:0]StatusBits;
   RD REGISTERS:
  typedef struct {
    logic [ 9:0]LEDs;
    logic [31:0]NCO Frequency;
    logic [ 2:0]Bandwidth;
   WR REGISTERS:
endpackage
```





```
import Structures::*;
module Registers (
  input ipClk, ipReset,
  input [15:0]ipAddress,
  output [31:0]opRdData,
  input [31:0]ipWrData,
  input
               ipWrEn,
  input RD_REGISTERS ipRdRegisters,
  output WR_REGISTERS opWrRegisters
);
```





```
// In the top-level module...
RD_REGISTERS RdRegisters;
WR_REGISTERS WrRegisters;
Registers Registers_Inst(
  Clk, Reset,
  Address, RdData, WrData, WrEn,
  RdRegisters, WrRegisters
);
NCO NCO_Inst(
  Clk, Reset,
  WrRegisters.NCO Frequency,
  RdRegisters.StatusBits[15]
```





- ➤ You can map a structure to an input port and then use only what you need within the submodule
- ➤ You can not map the same structure to an output port of more than one module, i.e. you need to map the structure members individually
- Luckily, most registers are control registers, and therefore input ports of the target modules





- You can map a structure to an input port and then use only what you need within the submodule
- ➤ You can not map the same structure to an output port of more than one module, i.e. you need to map the structure members individually
- Luckily, most registers are control registers, and therefore input ports of the target modules






- You can map a structure to an input port and then use only what you need within the submodule
- ➤ You can not map the same structure to an output port of more than one module, i.e. you need to map the structure members individually
- Luckily, most registers are control registers, and therefore input ports of the target modules





Memory-mapped Streams




- ▶ It is often convenient to allocate a bus address to a stream
- A write to that address injects one unit into the stream
- A read from that address reads one unit from the stream
- Most often unidirectional and FIFO-buffered with feed-back registers





Platform Designer

Practical 05 - SDRAM hooks up the SDRAM and introduces Signal Tap








Platform Designer

Practical 06 - Platform Designer introduces the Platform Designer








Platform Designer

Practical 06 - Platform Designer introduces the Platform Designer







Outline

Memory-Mapped Bus

Advanced Clocking

Clock Domains

Pipelines


Streaming Processors

Flow Control






Phase-locked Loop







Phase-locked Loop




- Useful for generating a range of related clocks
- ightharpoonup Output clock rising and falling edges can be set, independently, to a resolution equal to the VCO period, which is typically about 1 ns \pm 500 ps
- ► All output clocks can be considered to be in the same clock domain
- ► Noise sensitive applications should avoid PLLs due to high phase noise





PLL Compensation




- ▶ **Direct**: No compensation, which results in better jitter performance
- ▶ **Normal**: The clock at the register is phase-aligned with the input clock pin
- ➤ Source Synchronous: The PLL ensures that the data delay from pin to register and the apparent clock delay from pin to register is the same
- ➤ Zero-Delay Buffer: The output clock pin is phase-aligned with the input clock pin






Delay-locked Loop







Delay-locked Loop




- ► Useful for performing phase compensation when interfacing to fast peripherals
- ► All output clocks can be considered to be in the same clock domain as the input clock






Clock-Enable Generated







Clock-Enable Generated




- Useful when mixing fast and slow systems
- ► Potential to reduce overall device power usage
- Cannot be used for clocking external devices
- ► The multi-cycle timing requirements must be manually specified






Ripple and Gated Clocks







Ripple and Gated Clocks




- Unrelated to all other clocks in the system, including the parent clock
- Often necessitates complex clock-domain crossing schemes to the general system clock
- ► Useful when:
 - ► Requiring very low power usage
 - ► The frequency must change often
 - ► The clock must drive an external device
 - etc.






Clock Regions







Clock Regions



- ► FPGAs are generally organised into regions, each with its own PLL and I/O bank
- ► The local clock network is more efficient (and faster) than the global network
- ▶ When laying out the PCB, keep fast I/O in the same region as their clock





Outline

Memory-Mapped Bus

Advanced Clocking

Clock Domains

Pipelines

Streaming Processors

Flow Control






Common Mistake

```
module RS232(
  input ipClk, ipReset,
  input ipRS232_Rx, // Asynchronous external signal
  output [7:0]opData
);
... // Definitions, state machine boilerplate, etc.
  Idle: begin
    if(!ipRS232_Rx) begin
      State <= Receiving:
    end
  end
  Receiving: begin
```






Common Mistake








Common Mistake








The Solution








The Solution








Register Chain







Register Chain




- Essential for crossing asynchronous external signals
- Only useful for crossing one bit at a time (unless the system is tolerant to temporary errors)
- ► Often used to cross hand-shaking signals
- ► Works in both directions (fast to slow / slow to fast)






Gray Coding







Gray Coding




- Encoded such that only one bit changes at a time
- Only works for counter data (FIFO queue pointers, rotary encoders, etc.)
- ► Works in both directions (fast to slow / slow to fast)






Hand-Shaking








Hand-Shaking







Hand-Shaking




- Source must guarantee data stability while the handshaking is taking place
- ► Not time-efficient: need to wait for the entire transaction sequence to finish before starting the next one
- Use only for data that does not need to be crossed often
- ► Works in both directions (fast to slow / slow to fast)






Strobe-based








Strobe-based







Strobe-based



- ► The data is valid for as long as the strobe is high
- ► As fast as the source clock
- ► The strobe edges can be used to perform flow-control
- ▶ Only works when the destination clock is much faster than the source clock
- Note that the source "clock" can be a strobe signal generated by the source state machine...





FIFO Queues



- ► Flow-control signals are crossed separately
- Control signal crossing latency can be hidden in the length of the queue
- Mixed-width RAM can be used to keep the data-rate constant across different frequencies (especially useful in DDR-based external memory)





Clock Groups

► Unrelated clock domains must be kept separate in the timing constraints as well

```
set_clock_groups -logically_exclusive \
  -group [get_clocks ADC_CLK_10] \
  -group [get_clocks MAX10_CLK1_50] \
  -group [get_clocks MAX10_CLK2_50] \
  -group [get_clocks {opClk_SDRAM *altpll_component*}]
```





Coffee Break...







Outline

Memory-Mapped Bus

Advanced Clocking

Clock Domains


Pipelines

Streaming Processors

Flow Control
















- ► Gain throughput at the cost of latency and resources
- ► Often easier to use arrays, especially with long chains
- ► Keep the index equal to the stage which assigns the value

```
always @ (posedge ipClk) begin
  // Stage 1
  AB <= A*B;
  C1 <= C;

  // Stage 2
  Y <= AB + C1;
end</pre>
```





- ► Gain throughput at the cost of latency and resources
- ► Often easier to use arrays, especially with long chains
- ► Keep the index equal to the stage which assigns the value

```
reg [7:0]C[1:0];
always @(posedge ipClk) begin
 // Stage 0
  C[0] <= C Input;
  // Stage 1
  AB <= A*B:
  C[1] <= C[0]:
  // Stage 2
  Y \le AB + C[1];
end
```





- ► Gain throughput at the cost of latency and resources
- ► Often easier to use arrays, especially with long chains
- ► Keep the index equal to the stage which assigns the value

```
reg [7:0]C[1:0];
always @(posedge ipClk) begin
 // Stage 0
  C[0] <= C Input;
  // Stage 1
  AB <= A*B:
  C[1] <= C[0]:
  // Stage 2
  Y \le AB + C[1];
end
```





Sharing Resources

```
[ 7:01A, B;
reg
wire [15:0]AB = A * B;
State1: begin
 AB2 <= AB;
 A <= A1;
 B <= B1;
 State <= State2;</pre>
end
State2: begin
 AB1 <= AB;
 A <= A2;
   <= B2:
 State <= State1;</pre>
end
```

```
AB1
D Q
AB2
D Q
D Q
```

Gain resource efficiency at the cost of throughput





Sharing Resources

```
[ 7:01A, B;
reg
wire [15:0]AB = A * B;
State1: begin
 AB2 <= AB;
 A <= A1;
 B <= B1;
 State <= State2;</pre>
end
State2: begin
 AB1 <= AB;
 A <= A2;
   <= B2:
 State <= State1;</pre>
end
```

```
AB1
D Q
AB2
D Q
```

 Gain resource efficiency at the cost of throughput





Outline

Memory-Mapped Bus

Advanced Clocking

Clock Domains

Pipelines


Streaming Processors

Flow Contro





Stream Pipeline







Stream Pipeline

```
req [2:0] Valid;
always @(posedge ipClk) begin
  // Input
  A <= A_In; B <= B_In; C <= C_In;
 Valid <= {Valid[1:0], Input_Valid};</pre>
  // Stage 1
  AB <= A*B;
  C1 <= C:
  // Stage 2
  Output <= AB + C1;
end
assign Output_Valid = Valid[2];
```






Back-pressure

```
req [2:0] Valid;
always @(posedge ipClk) begin
  if (Output_Ready) begin
    // Input
    . . .
    // Stage 1
    . . .
    // Stage 2
    Output <= AB + C1;
  end
end
assign Input_Ready = Output_Ready;
assign Output_Valid = Valid[2];
```





Streaming Processor







Handshaking Strategies

Different buses have different handshaking strategies:

- ► An Avalon source is allowed to wait for the sink to be ready before asserting the Valid.
- ► An AXI sink is allowed to wait for the source to be valid before asserting its Ready.
- ► A Wishbone slave must wait for valid data from the master before asserting its Ack.
- ▶ Do not connect an Avalon source to an AXI sink.





Handshaking Strategies

Different buses have different handshaking strategies:

- ► An Avalon source is allowed to wait for the sink to be ready before asserting the Valid.
- ► An AXI sink is allowed to wait for the source to be valid before asserting its Ready.
- ► A Wishbone slave must wait for valid data from the master before asserting its Ack.
- ► Do not connect an Avalon source to an AXI sink.





FIFO Queues




- Back-pressure makes it possible to move all the FIFO queues into a single queue
- Generally put the queue where the least amount of data is (saves resources)
- ▶ DSP chains have processing gain, so place the FIFO early in the chain





Complex Structures




- ► Gate the "Valid" with the "Ready" (if either sink is not ready, both sinks must see a "not valid" input)
- ► The "Merger" can take various forms:
 - ▶ Interleave
 - ► Alternate (sent one logical unit from the one, then the other, then repeat)
 - ► Combine through calculation
 - etc.





Complex Structures



- ► Gate the "Valid" with the "Ready" (if either sink is not ready, both sinks must see a "not valid" input)
- ► The "Merger" can take various forms:
 - ▶ Interleave
 - ► Alternate (sent one logical unit from the one, then the other, then repeat)
 - ► Combine through calculation
 - etc.





Packet-based Streams




- ► Add a start-of-packet strobe (valid for one clock-cycle only)
- ▶ Natural fit for RADAR: one packet per PRI
- Natural fit for packet-based communication, e.g. Ethernet or UDP (makes it easy to implement Ethernet-based FPGA-in-the-loop testing)
- ► The header can contain all sorts of metadata...





Packet-based Streams



- ► Metadata can also be implemented as a side-channel
- ► The metadata is stable for the duration of the packet
- ► No need to extract and / or add the header
- Easier to filter the stream





Outline

Memory-Mapped Bus

Advanced Clocking

Clock Domains

Pipelines

Streaming Processors

Flow Control







- ▶ No feedback from the destination to the source
- Assumes that the destination will handle the data, or
- ► The application can accept data loss







- ▶ No feedback from the destination to the source
- Assumes that the destination will handle the data, or
- ► The application can accept data loss







- ▶ No feedback from the destination to the source
- Assumes that the destination will handle the data, or
- ► The application can accept data loss







- ▶ No feedback from the destination to the source
- Assumes that the destination will handle the data, or
- ► The application can accept data loss







- ▶ No feedback from the destination to the source
- Assumes that the destination will handle the data, or
- ► The application can accept data loss







- ▶ No feedback from the destination to the source
- Assumes that the destination will handle the data, or
- ► The application can accept data loss





Source Destination

- ▶ No feedback from the destination to the source
- Assumes that the destination will handle the data, or
- ► The application can accept data loss







- ► The source sends one packet at a time
- ► And waits for the response from the destination







- ► The source sends one packet at a time
- ► And waits for the response from the destination







- ► The source sends one packet at a time
- ► And waits for the response from the destination







- ► The source sends one packet at a time
- ► And waits for the response from the destination







- ► The source sends one packet at a time
- ► And waits for the response from the destination







- ► The source sends one packet at a time
- ► And waits for the response from the destination







- ► The source sends one packet at a time
- ► And waits for the response from the destination







- ► The source sends one packet at a time
- ► And waits for the response from the destination







- ► The source sends one packet at a time
- ► And waits for the response from the destination







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols








- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The destination advertises a window
- ► The source aims to fill the window with data
- ► This is used in TCP, among other protocols







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► The source assumes that the destination has a certain space
- ► The destination acknowledges all incoming packets
- ► The source sends packets aiming to keep the credit on zero
- Works best when the credit is large enough to keep both directions full at all times







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCle, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols







- ► Instead of the source starting with credit, an alternative algorithm lets the destination provide credit to the source
- ► This is used in PCIe, among other protocols





Select References

- Stephen Brown and Zvonko Vranesic Fundamentals of Digital Logic with Verilog Design, 2nd Edition ISBN 978-0-07-721164-6
- Merrill L Skolnik
 Introduction to RADAR Systems
 ISBN 978-0-07-288138-7
- Mark A. Richards and James A. Scheer Principles of Modern Radar: Basic Principles ISBN 978-1-89-112152-4
- Deepak Kumar Tala
 World of ASIC
 http://www.asic-world.com/
- Jean P. Nicolle
 FPGA 4 Fun
 http://www.fpga4fun.com/





FPGA Development for Radar, Radio-Astronomy and Communications





Dept. Electrical Engineering, University of Cape Town Private Bag, Rondebosch, 7701, South Africa http://www.rrsg.uct.ac.za



Presented by Dr John-Philip Taylor
Convened by Dr Stephen Paine

Day 3 - 11 September 2024