Verilog Cheat Sheet

S Winberg and J Taylor

Comments

```
// One-liner
/* Multiple
lines */
```

Numeric Constants

```
// The 8-bit decimal number 106:
8'b_0110_1010 // Binary
8'o_152 // Octal
8'd_106 // Decimal
8'h_6A // Hexadecimal
"j" // ASCII
78'bZ // 78-bit high-impedance
```

Too short constants are padded with zeros on the left. Too long constants are truncated from the left.

Nets and Variables

```
wire [3:0]w; // Assign outside always blocks
reg [1:7]r; // Assign inside always blocks
reg [7:0]mem[31:0];

integer j; // Compile-time variable
genvar k; // Generate variable

Parameters
parameter N = 8;
localparam State = 2'd3;

Assignments
assign Output = A * B;
assign {C, D} = {D[5:2], C[1:9], E};
```

Operators

```
// These are in order of precedence...
// Select
A[N] A[N:M]
// Reduction
&A ~&A |A ~|A ~A ~^A
// Compliment
!A~A
// Unary
+A -A
// Concatenate
\{A, \ldots, B\}
// Replicate
\{N\{A\}\}
// Arithmetic
A*B A/B A%B
A+B A-B
// Shift
A<<B A>>B
// Relational
A>B A<B A>=B A<=B
A==B A!=B
// Bit-wise
A&B
A^B A~^B
A \mid B
// Logical
A&&B
AllB
// Conditional
A ? B : C
Module
module MyModule
#(parameter N = 8) // Optional parameter
 (input ipClk, ipReset,
  output [N-1:0]opOutput);
  // Module implementation
endmodule
```

Module Instantiation

```
// Override default parameter: setting N = 13
MyModule #(13) MyModule1(Clk, Reset, Result);
```

```
Case
                                                  Generate
always @(*) begin
                                                  genvar n;
  case(Mux)
                                                  wire [12:0]Output[19:0];
    2'd0: A = 8'd9;
    2'd1,
                                                  generate
    2'd3: A = 8'd103;
                                                    for(n = 0; n < 20; n++)
                                                    begin: Gen_Modules
    2'd2: A = 8'd2;
    default:;
                                                      MyModule #(13) MyModule_Instance(
  endcase
                                                        Clk, Reset,
end
                                                        Output[j]
                                                      );
always @(*) begin
                                                    end
 casex(Decoded)
                                                  endgenerate
   4'b1xxx: Encoded = 2'd0;
                                                  State Machine
   4'b01xx: Encoded = 2'd1;
                                                  enum { Start, Idle, Work, Done } State;
   4'b001x: Encoded = 2'd2;
    4'b0001: Encoded = 2'd3;
                                                  reg Reset;
    default: Encoded = 2'd0;
  endcase
                                                  always @(posedge ipClk) begin
end
                                                    Reset <= ipReset;</pre>
Synchronous
always @(posedge ipClk) begin
                                                    if(Reset) begin
  if(Reset) B <= 0;</pre>
                                                      State <= Start;</pre>
  else
          B \le B + 1'b1;
end
                                                    end else begin
                                                      case(State)
Loop
                                                        Start: begin
always @(*) begin
                                                          State <= Idle;</pre>
 Count = 0;
                                                         end
 for(n = 0; n < 8; n++)
                                                        Idle: begin
    Count = Count + Input[n];
                                                          State <= Work;
                                                        Work: begin
Function
                                                          State <= Done;</pre>
function [6:0]F;
                                                         end
 input [3:0]A;
                                                        Done: begin
  input [2:0]B;
                                                          State <= Idle;</pre>
  begin
                                                         end
   F = \{A+1'b1, B+2'd2\};
                                                        default:;
  end
                                                      endcase
endfunction
                                                    end
                                                  end
```