

# Modular Verification of SPARCV8 Code

**Abstract** Inline assembly code is common in system software to interact with the underlying hardware platforms. Safety and correctness of the assembly code is crucial to guarantee the safety of the whole system. In this paper, we propose a practical Hoare-style program logic for verifying SPARC assembly code. The logic supports modular reasoning about the main features of SPARCV8 ISA, including delayed control transfers, delayed writes to special registers, and register windows. It also supports relational reasoning for refinement verification and we have applied it to verify that there is a contextual refinement between a context switch routine in SPARCV8 and `switch` primitive. The program logic and its soundness proof have been mechanized in Coq.

**Keywords** SPARCV8, assembly code verification, context switch, Coq, refinement verification

## 1 Introduction

Operating system kernels are at the most foundational layer of computer software systems. To interact directly with hardware, many important components in OS kernels are implemented in assembly, such as the context switch code or the code that manages interrupts. In addition, there is also code written directly in assembly to achieve high performance (*e.g.* `memcpy` in linux v2.6.17.10 [1]). Correctness of such assembly code is crucial to ensure the safety and security of the whole system. However, assembly code verification remains a challenging task in existing work on OS kernel verification (*e.g.* [2, 3, 4]), where the assembly code is either unverified or verified based on operational semantics without a general program logic.

SPARC (Scalable Processor ARChitecture) is a CPU instruction set architecture (ISA) with high-performance and great flexibility [5]. It has been widely used in various processors for workstations and embedded systems. The SPARCV8 ISA has some interesting features, which make it a non-trivial task to design a Hoare-style program logic for assembly code.

- *Delayed control transfers.* SPARCV8 has two program counters `pc` and `npc`. The `npc` register points to the next instruction to run. Control-transfer instructions in SPARCV8 change `npc` instead of `pc` to the target program point, while `pc` takes the original value of `npc`. This makes the control transfer to happen one cycle later than the execution of the control transfer instructions.
- *Delayed writes.* The `wr` instruction that writes a special class of registers such as the window invalid mask register `wim` does not take effect immediately. That is, “they may take until completion of the third instruction following the write instruction to consummate their write operation. The number of delay instructions (0 to 3) is implementation-dependent” [5].
- *Register windows.* SPARCV8 uses register windows and a window rotation mechanism to avoid saving contexts in the stack directly and achieves high performance in context management.

We use a simple example in Fig. 1 to show these three features. SPARCV8 has 32 general registers,

which are split into four logic groups as **global** ( $r_0 \sim r_7$ ), **out** ( $r_8 \sim r_{15}$ ), **local** ( $r_{16} \sim r_{23}$ ) and **in** ( $r_{24} \sim r_{31}$ ) registers. Correspondingly, we give aliases “ $\%g_0 \sim \%g_7$ ”, “ $\%o_0 \sim \%o_7$ ”, “ $\%l_0 \sim \%l_7$ ” and “ $\%i_0 \sim \%i_7$ ” for these groups respectively.

<b>CALLER :</b> ... 1 <b>mov</b> $r_1, \%o_0$ 2 <b>call</b> <b>ChangeY</b> 3 <b>save</b> $\%sp, -64, \%sp$ 4 <b>mov</b> $\%o_0, \%l_0$ ...	<b>ChangeY :</b> 5 <b>rd</b> $Y, \%l_0$ 6 <b>wr</b> $\%i_0, 0, Y$ 7 <b>nop</b> 8 <b>nop</b> 9 <b>nop</b> 10 <b>ret</b> 11 <b>restore</b> $\%l_0, 0, \%o_0$
--	---

Fig.1. An Example for SPARC Code

**CALLER** in Fig. 1 calls **ChangeY**, which updates the *special register*  $Y$  and returns its original value.

**ChangeY** requires an input parameter as the new value for the special register  $Y$ . **CALLER** calls **ChangeY** at line 2, and **pc** and **npc** point to line 2 and 3 respectively at this moment. The call instruction changes the value of **pc** to **npc** and lets **npc** point to the entry of **ChangeY** at line 5, which means the control-flow will not transfer to **ChangeY** in the next cycle, but in the cycle after the execution of the **save** instruction following the call. Similarly, when **ChangeY** returns (at line 10), the control is transferred back to the caller after executing the **restore** instruction at line 11. We call this feature “delayed control transfers”.

SPARCV8 uses the **save** instruction (at line 3 in the example) to save the current context and **restore** (at line 10) to restore it. As explained above, among the 32 general registers, the **out**, **local** and **in** registers form the *current register window*. The **local** registers are for private use in the current context. The **in** and **out** registers are shared with adjacent register windows for parameters passing. The **save** instruction rotates the register window from the current one to the next. Then the **local** and **in** registers in the original window

are no longer accessible, and the original **out** registers become the **in** registers in the current window. In Fig. 1, the **CALLER** uses the **save** instruction (at line 3) to save its context (**local** and **in** registers) and rotate the register window (so that the **out** registers become the **in** registers). So, the  $\%i_0$  register assessed in **ChangeY** at line 6 is the same register as the  $\%o_0$  modified in **CALLER** at line 1. The **restore** instruction does the inverse. The arguments taken by the **save** and **restore** instructions are irrelevant here and can be ignored.

At line 6, the **wr** instruction tries to update the special register  $Y$  with the value of  $\%i_0 \oplus 0$  (bitwise exclusive OR). Note that the  $\%i_0$  register here is the same register as  $\%o_0$  at line 1. However, the write is delayed for  $X$  cycles, where  $X$  is some predefined system parameter that ranges from 0 to 3. For portability, programmers usually do not rely on the exact value of  $X$  and assume it takes the maximum value 3. Therefore three **nop** instructions are inserted. Reading of  $Y$  earlier than line 9 may give us the old value. This feature is called “delayed writes”.

These features make the semantics of the SPARCV8 code context-dependent. For instance, a read of a special register (*e.g.* the register  $Y$  in the above example) needs to make sure there are enough instructions executed since the most recent *delayed* write. As another example, the instruction following the **call** can be any instruction in general, but it is not supposed to update the register  $r_{15}$ , which contains the return address saved by the **call** instruction. In addition, the delayed control transfer and the register windows also allow highly flexible calling conventions. Together, they make it a challenging task to have a Hoare-style program logic for local and modular reasoning of SPARCV8 assembly code.

Working towards a certified OS kernel for aerospace crafts whose inline assembly is written in SPARCV8, we

try to address these challenges and propose a practical program logic for realistically modelled SPARCV8 code. We have applied our logic to verify the main body of the task context switch routine in the kernel [6].

However, the OS kernel is implemented as C language mainly and SPARCV8 as inline assembly. Just having a traditional Hoare-style program logic for SPARCV8, which can only make sure the safe execution of SPARCV8 program if the initial state satisfies the precondition, is insufficient. Xu *et al.* [2] propose a program logic for verifying the correctness of OS kernel implemented in C language with inline assembly, but they use *abstract assembly primitives* to substitute the inline assembly in their verification work. As a supplement to their work, we extend our program logic so that it can ensure the contextual refinement relation, shown in (1), between the implementations and their corresponding abstract assembly primitives. Here, we use  $\mathbb{C}$ ,  $\mathbb{A}$ , and  $C_{as}$  to represent the C language program, the set of abstract assembly primitives and the implementations of abstract assembly primitives respectively. It means  $C_{as}$  refines  $\mathbb{A}$  under *any context*  $\mathbb{C}$ .

$$\forall \mathbb{C}. \mathbb{C}[C_{as}] \subseteq \mathbb{C}[\mathbb{A}] \quad (1)$$

Here we use “ $\subseteq$ ” to represent the refinement relation.

However, if we use C program as a client code to call inline assembly code, we need to define the semantics of C-assembly interaction.

$$\begin{aligned} & \llbracket \mathbb{C}[\mathbb{A}] \rrbracket^{\mathbb{C}} \\ \textcircled{1} \quad \sqcup \quad & \Leftarrow \quad \boxed{C = \text{Comp}(\mathbb{C})} \\ & \llbracket C[\Omega] \rrbracket^{\text{P-SPARCV8}} \\ \textcircled{2} \quad \sqcup \quad & \Leftarrow \quad \boxed{\vdash C_{as} : \Omega} \\ & \llbracket C[C_{as}] \rrbracket^{\text{SPARCV8}} \end{aligned}$$

Fig.2. Idea to establish contextual refinement

Since the goal of this paper is to verify the correctness of the assembly code with respect to the abstract

assembly primitives, we want to avoid the C-assembly interaction (and leave it as future work). We decompose the OS verification tasks into two steps, as shown in Fig. 2, and focus on step  $\textcircled{2}$  only in this paper.

The source program of OS kernel  $\mathbb{C}[\mathbb{A}]$ , which executes under the C language semantics (shown as  $\llbracket \_ \rrbracket^{\mathbb{C}}$ ), is implemented as C language with a set of abstract assembly primitive  $\mathbb{A}$ . The compiler (*Comp*) translates the C program  $\mathbb{C}$  to SPARCV8 code  $C$ . As  $\textcircled{1}$  shows, we assume the compilation ensures the refinement between  $\mathbb{C}[\mathbb{A}]$  and  $C[\Omega]$  that executes under Pseudo-SPARCV8 semantics shown as  $\llbracket \_ \rrbracket^{\text{P-SPARCV8}}$ . Here, the  $\Omega$  represents the set of abstract assembly primitives in the middle layer. We use distinguished notations to represent the set of abstract assembly primitives in source and intermediate level, because they execute on different program states and have different semantics. The Pseudo-SPARCV8 language  $C[\Omega]$ , which uses SPARCV8 as client code and is able to call abstract assembly primitives in  $\Omega$ , will be defined in the following sections. In step  $\textcircled{2}$ , we verify using our refinement logic that the whole SPARCV8 program  $C[C_{as}]$  executing under the realistically modelled SPARCV8 semantics, represented as  $\llbracket \_ \rrbracket^{\text{SPARCV8}}$ , refines the program  $C[\Omega]$  executing under the Pseudo-SPARCV8 semantics. Finally, we can get  $\llbracket C[C_{as}] \rrbracket^{\text{SPARCV8}} \subseteq \llbracket \mathbb{C}[\mathbb{A}] \rrbracket^{\mathbb{C}}$ . In this work, we focus on step  $\textcircled{2}$ , and leave step  $\textcircled{1}$  as future work.

Our work is based on earlier work on assembly code verification but makes the following contributions:

- We propose a new program logic which supports relational reasoning for refinement verification. It ensures that a verified SPARCV8 function contextually refines its corresponding abstract assembly primitive. Our logic supports all the above features of SPARCV8. We redefine basic blocks to include the instruction following the jump or return

as the tail of a block, which models the delayed control transfer. To reason about delayed writes, we introduce a modal assertion  $\triangleright_t \mathbf{sr} \mapsto w$ , saying that the special register  $\mathbf{sr}$  will hold the value  $w$  in up to  $t$  cycles. We also give logic rules for **save** and **restore** instructions that do register window rotation.

- In order to support refinement verification, we define a Pseudo-SPARCV8 language as the language to implement the high-level specification. It also hides the details of sophisticated register window mechanism in SPARCV8 by abstraction, and makes its language model simpler than realistic SPARCV8. So, it can provide some convenience to write the abstract assembly primitive and reason in Pseudo-SPARCV8 level.
- Following SCAP [7], our logic supports modular reasoning of function calls in a direct-style. However, we use the traditional pre- and post-conditions as function specifications, instead of the assertion  $g$  used in SCAP. This allows us to reuse existing techniques (*e.g.* Coq tactics) to simplify the verification process. The logic rules for function call and return are general and independent of any specific calling convention.
- We give direct-style semantic interpretation for the logic judgments, based on which we establish the soundness. This is different from previous work, which either does syntactic-based soundness proof (*e.g.* SCAP [7]) or treats return code pointers as first-class code pointers and gives CPS-style (continuation-passing style) semantics. Those approaches for soundness make it difficult to verify the interaction between the inline assembly and the C code in the kernel, the latter being verified following a direct-style program logic.

- Context switch of concurrent tasks is an important component in OS kernels. It is usually implemented as inline assembly because of the need to access registers and the stack. We apply our logic and verify that there is a contextual refinement between a context switch routine implemented in SPARCV8 and an abstract switch primitive.

The program logic and its soundness proof have been mechanized in Coq [8].

This paper extends the conference paper in APLAS 2018 [6]. The program logic there can only verify the partial correctness of SPARCV8 code and we make the following expansions:

- We propose a new program logic to do relational reasoning for refinement verification (Sec. 4.4 for details).
- In order to support refinement verification, this paper presents a new Pseudo-SPARCV8 language as the high-level specification language (Sec. 4.1 for details).
- We also use the new logic to verify the implementation of a context switch routine, by showing that the implementation contextually refines an abstract switch primitive (Sec. 5 for details).

In the remainder of the paper, we present the program model and operational semantics of SPARCV8 in Sec. 2. For clear presentation, we use a simplified version of our program logic that doesn't support refinement verification to demonstrate how our logic supports the three main features of SPARCV8 in Sec. 3, which is the main point of our work and irrelevant with refinement verification. We present the Pseudo-SPARCV8 program and the relational program logic for refinement reasoning in Sec. 4. We show the verification of a context switch routine in SPARCV8 in Sec. 5. Finally, we discuss more on related work and conclude in Sec. 6.

(Word) $w, f \in \text{Int32}$	(Block) $b \in \mathbb{Z}$	(Addr) $l \in \text{Block} \times \text{Word}$	(Val) $v ::= w \mid l$
(Prog) $P ::= (C, S, \text{pc}, \text{npc})$	(CodeHeap) $C \in \text{Word} \rightarrow \text{Comm}$		
(State) $S ::= (M, Q, D)$	(RState) $Q ::= (R, F)$		
(Mem) $M \in \text{Addr} \rightarrow \text{Val}$	(ProgCount) $\text{pc}, \text{npc} \in \text{Word}$		
(OpExp) $o ::= r \mid w$	(AddrExp) $a ::= o \mid r + o$		
(Comm) $c ::= i \mid \text{call } f \mid \text{jmp } a \mid \text{retl} \mid \text{be } f$			
(SimpIns) $i ::= \text{ld } a \text{ } r_d \mid \text{st } r_s \text{ } a \mid \text{nop} \mid \text{add } r_s \text{ } o \text{ } r_d \mid \text{save } r_s \text{ } o \text{ } r_d \mid \text{restore } r_s \text{ } o \text{ } r_d$ $\mid \text{rd } sr \text{ } r_d \mid \text{wr } r_s \text{ } o \text{ } sr \mid \dots$			
(InstrSeq) $\mathbb{I} ::= i; \mathbb{I} \mid \text{jmp } a; i \mid \text{call } f; i; \mathbb{I} \mid \text{retl } i \mid \text{be } f; i; \mathbb{I}$			

Fig.3. Machine States and Language for SPARCV8 Code

## 2 The SPARCV8 Assembly Language

We introduce the key SPARCV8 instructions, the model of machine states, and the operational semantics in this section.

### 2.1 Language syntax and states

The machine model and syntax of SPARCV8 assembly language are defined in Fig. 3. Here, we follow the block-based memory [9] introduced in CompCert to define the memory in our work. The memory address  $l$  is defined as a pair of its block id and the offset. The type of block (Block) is the integer in mathematics presented as  $\mathbb{Z}$ , and the type of offset (Word) is a 32-bit integer, which we called *words* in our work. So, the value (Val) here is either a word  $w$  or address  $l$ . The whole program configuration (Prog)  $P$  consists of the code heap (CodeHeap)  $C$ , the machine state (State)  $S$ , and the program counters  $\text{pc}$  and  $\text{npc}$ . The code heap  $C$  is a partial function from labels  $f$  to commands  $c$ . Labels are also 32-bit integers (called *words*), which can be viewed as addresses or locations where the commands are saved in the code heap. The operand expression (OpExp)  $o$ , which is either a general register  $r$  or a word  $w$ , and address expression (AddrExp)  $a$ , which is either an operand expression or a sum of the values of register  $r$  and an operation expression, are auxiliary definitions

used as parameters of commands. Commands (Comm) in SPARCV8 can be classified into two categories: (1) simple instruction (SimpIns)  $i$ , which does sequential operation, *e.g.* arithmetic operation “add”, or memory operations “ld” (load) and “st” (store), or register window operations “save” and “restore”, or special register operations “rd” (read) and “wr” (write), or “nop”, whose execution changes no program state (except assigning  $\text{npc}$  to  $\text{pc}$  and  $(\text{npc}+4)$  to  $\text{npc}$ ); (2) control-transfer instructions, *e.g.* call and retl for function call and return, or jmp and be for unconditional and conditional branch.

The machine state (State)  $S$  consists of three parts: the memory (Mem)  $M$ , the register state (Rstate)  $Q$  which is a pair of register file (RegFile)  $R$  and frame list (FrameList)  $F$ , and the delay buffer (DelayBuff)  $D$ . As defined in Fig. 4,  $R$  is a partial mapping from register names (RegName) to values. Registers include the general registers  $r$ , the processor state register (PsrReg)  $\text{psr}$  and the special registers (SpeReg)  $\text{sr}$ . The processor state register  $\text{psr}$  contains the integer condition code fields  $n$ ,  $z$ ,  $v$  and  $c$ , which can be modified by the arithmetic and logical instructions and used for conditional control-transfer, and  $\text{cwp}$  recording the id of the current register window. We explain the frame list  $F$  and the delay buffer  $D$  below.

(RegFile) $R \in \text{RegName} \rightarrow \text{Val}$	(RegName) $\mathbf{rn} ::= \mathbf{r}_0 \mid \dots \mid \mathbf{r}_{31} \mid \mathbf{psr} \mid \mathbf{sr}$
(PsrReg) $\mathbf{psr} ::= \mathbf{n} \mid \mathbf{z} \mid \mathbf{v} \mid \mathbf{c} \mid \mathbf{cwp}$	(SpeReg) $\mathbf{sr} ::= \mathbf{wim} \mid \mathbf{Y} \mid \mathbf{asr}_0 \mid \dots \mid \mathbf{asr}_{31}$
(FrameList) $F ::= \text{nil} \mid \mathbf{fm} :: F$	(Frame) $\mathbf{fm} ::= [v_0, \dots, v_7]$
(DelayBuff) $D ::= \text{nil} \mid (t, \mathbf{sr}, w) :: D$	(DelayCycle) $t \in \{0, 1, \dots, X\}$

Fig.4. Register File, Frame List and DelayBuffer

**Register windows and frame List.** SPARCV8 provides 32 general registers that are split into four groups as **global** ( $\mathbf{r}_0 \sim \mathbf{r}_7$ ), **out** ( $\mathbf{r}_8 \sim \mathbf{r}_{15}$ ), **local** ( $\mathbf{r}_{16} \sim \mathbf{r}_{23}$ ) and **in** ( $\mathbf{r}_{24} \sim \mathbf{r}_{31}$ ) registers. The latter three groups (**out**, **local** and **in**) form the current *register window*.

At the entry and exit of functions and traps, one may need to save and restore some of the general registers as execution contexts. Instead of saving them into stacks in memory, SPARCV8 uses multiple register windows to form a circular stack, and does window rotation for efficient context save and restore. As shown in Fig. 5, there are  $N$  register windows ( $N = 8$  here) consisting of  $2 \times N$  groups of registers (each group containing 8 registers). The **cwp** register (part of **psr**) records the id number of the current window (**cwp** = 0 in this example).

The **in** and **out** registers of each window are shared with its adjacent windows for parameter passing. For example, the **in** registers of the  $w_0$  is the **out** registers of the  $w_1$ , and the **out** registers of the  $w_0$  is the **in** registers of the  $w_7$ . This explains why we need only  $2 \times N$  groups of registers for  $N$  windows, while each window consisting of three groups (**out**, **local** and **in**).

To save the context, the **save** instruction rotates the window by decrementing the **cwp** pointer (modulo  $N$ ). So  $w_7$  becomes the current window. The **out** registers of  $w_0$  becomes the **in** registers of  $w_7$ . The **in** and **local** registers of  $w_0$  become inaccessible. This is like pushing them onto the circular stack. The **restore** instruction does the inverse, which is like a stack pop.

The **wim** register is used as a bit vector to record the end of the stack. Each bit in **wim** corresponds to

a register window. The bit corresponding to the last available window is set to 1, which means *invalid*. All other bits are 0 (*i.e.* *valid*). When executing **save** (and **restore**), we need to ensure the next window is valid, in order to avoid the overflow of register window because of the limitation of the number of windows. We use the assertion **win\_valid**( $w_{id}, R$ ) defined in Fig. 6 to say the window pointed to by  $w_{id}$  is valid, given the value of **wim** in  $R$ .

We use the frame list  $F$  to model the circular stack consisting of register windows. As defined in Fig. 4, a frame is an array of 8 words, modeling a group of 8 registers.  $F$  consists of a sequence of frames corresponding to all the register windows except the **out**, **local** and **in** registers in the current window. Then **save** saves the **local** and **in** registers onto the head of  $F$  and loads the two groups of register at the *tail* of  $F$  to the **local** and **out** registers (and the original **out** registers becomes the **in** group). The **restore** instruction does the inverse. The operations are defined formally in Fig. 6. Here, we use “ $::$ ” for adding an element at the head of a list, and use “ $\cdot$ ” for appending an element at the tail of a list.

**The delay buffer.** The delay buffer  $D$  is a sequence of delayed writes. Because the **wr** instruction does not update the target register immediately, we put the write operation onto the delay buffer. A delayed write is recorded as a triple consisting of the remaining cycles  $t$  to be delayed, the target special register **sr** and the value  $w$  to be written. Note that we restrict that the value of a special register can only be a word, because the special registers are used to record the state of pro-




Fig.5. Register Windows (figure taken from [5])

$$\begin{aligned}
\text{out} &::= [\mathbf{r}_8, \dots, \mathbf{r}_{15}] & \text{local} &::= [\mathbf{r}_{16}, \dots, \mathbf{r}_{23}] & \text{in} &::= [\mathbf{r}_{24}, \dots, \mathbf{r}_{31}] \\
R([\mathbf{r}_i, \dots, \mathbf{r}_{i+k}]) &::= [R(\mathbf{r}_i), \dots, R(\mathbf{r}_{i+k})] \\
R\{[\mathbf{r}_i, \dots, \mathbf{r}_{i+7}] \rightsquigarrow \text{fm}\} &::= R\{\mathbf{r}_i \rightsquigarrow v_0\} \dots \{\mathbf{r}_{i+7} \rightsquigarrow v_7\} & \text{where } \text{fm} &= [v_0, \dots, v_7] \\
\text{win\_valid}(w_{id}, R) &::= 2^{w_{id}} \& R(\text{wim}) = 0 \\
&\text{where } \& \text{ is the bitwise AND operation.} \\
\text{next\_cwp}(w_{id}) &::= (w_{id} + N - 1) \% N & \text{prev\_cwp}(w_{id}) &::= (w_{id} + 1) \% N \\
\text{save}(R, F) &::= \begin{cases} (R', F') & \text{if } w'_{id} = \text{next\_cwp}(R(\text{cwp})), \text{win\_valid}(w'_{id}, R), \\ & F = F'' \cdot \text{fm}_1 \cdot \text{fm}_2, F' = R(\text{local}) :: R(\text{in}) :: F'', \\ & R'' = R\{\text{in} \rightsquigarrow R(\text{out}), \text{local} \rightsquigarrow \text{fm}_2, \text{out} \rightsquigarrow \text{fm}_1\}, \\ & R' = R''\{\text{cwp} \rightsquigarrow w'_{id}\}, \\ \perp & \text{if } \neg \text{win\_valid}(\text{next\_cwp}(R(\text{cwp})), R) \end{cases} \\
\text{restore}(R, F) &::= \begin{cases} (R', F') & \text{if } w'_{id} = \text{prev\_cwp}(R(\text{cwp})), \text{win\_valid}(w'_{id}, R), \\ & F = \text{fm}_1 :: \text{fm}_2 :: F'', F' = F'' \cdot R(\text{out}) \cdot R(\text{local}), \\ & R'' = R\{\text{in} \rightsquigarrow \text{fm}_2, \text{local} \rightsquigarrow \text{fm}_1, \text{out} \rightsquigarrow R(\text{in})\}, \\ & R' = R''\{\text{cwp} \rightsquigarrow w'_{id}\}, \\ \perp & \text{if } \neg \text{win\_valid}(\text{prev\_cwp}(R(\text{cwp})), R) \end{cases}
\end{aligned}$$

Fig.6. Auxiliary Definitions for Instruction **save** and **restore**

cessor, and it is impossible to store memory addresses

**Instruction sequences.** We use an instruction sequence  $\mathbb{I}$  to model a basic block, *i.e.* a sequence of commands ending with a control transfer. As defined in Fig. 3, we require that a delayed control-transfer in-

in them.

struction must be followed by a simple instruction **i**, because the actual control-transfer occurs after the execution of **i**. The end of each instruction sequence can only be **jmp** or **retl** followed by a simple instruction **i**. Note that we do not view the **call** instruction as the end of a basic block, since the callee is expected to return, following our direct-style semantics for function calls. We define  $C[f]$  to extract an instruction sequence starting from **f** in  $C$  below.

$$C[f] = \begin{cases} \mathbf{i}; \mathbb{I} & C(\mathbf{f}) = \mathbf{i} \text{ and } C[\mathbf{f} + 4] = \mathbb{I} \\ c; \mathbf{i} & c = C(\mathbf{f}) \text{ and } c = \mathbf{jmp} \ \mathbf{a} \text{ or } \mathbf{retl} \\ & \text{and } C(\mathbf{f} + 4) = \mathbf{i} \\ c; \mathbf{i}; \mathbb{I} & c = C(\mathbf{f}) \text{ and } c = \mathbf{call} \ \mathbf{f} \text{ or } \mathbf{be} \ \mathbf{f} \\ & \text{and } C(\mathbf{f} + 4) = \mathbf{i} \text{ and } C[\mathbf{f} + 8] = \mathbb{I} \\ \text{undefined} & \text{otherwise} \end{cases}$$

## 2.2 Operational Semantics

The operational semantics is taken from Wang *et al.* [10], but we use a block-based memory model and omit features like interrupts and traps. We show the selected rules in Fig. 7. The program transition relation  $(C, S, \mathbf{pc}, \mathbf{npc}) ::= (C, S', \mathbf{pc}', \mathbf{npc}')$  is defined in Fig. 7 (a). Before the execution of the instruction pointed by **pc**, the delayed writes in  $D$  with 0 delay cycles are executed first. The execution of the delayed writes are defined in the form of  $(R, D) \Rightarrow (R', D')$  below:

$$\begin{array}{c} \frac{}{(R, \text{nil}) \Rightarrow (R, \text{nil})} \quad \frac{(R, D) \Rightarrow (R', D')}{(R, (t+1, \mathbf{sr}, w) :: D) \Rightarrow (R', (t, \mathbf{sr}, w) :: D')} \\ \frac{(R, D) \Rightarrow (R', D') \quad \mathbf{sr} \in \text{dom}(R)}{(R, (0, \mathbf{sr}, w) :: D) \Rightarrow (R', \{\mathbf{sr} \rightsquigarrow w\}, D')} \\ \frac{(R, D) \Rightarrow (R', D') \quad \mathbf{sr} \notin \text{dom}(R)}{(R, (0, \mathbf{sr}, w) :: D) \Rightarrow (R', D')} \end{array}$$

Note that the write of **sr** has no effect if **sr** is not in the domain of  $R$ . Since  $R$  is defined as a partial map, we can prove the following lemma.

**Lemma 1.**  $(R, D) \Rightarrow (R', D')$  and  $R = R_1 \uplus R_2$ , if and only if there exists  $R'_1$  and  $R'_2$ , such that  $(R_1, D) \Rightarrow (R'_1, D')$ ,  $(R_2, D) \Rightarrow (R'_2, D')$ , and  $R' = R'_1 \uplus R'_2$ .

Here the disjoint union  $R_1 \uplus R_2$  represents the union of  $R_1$  and  $R_2$  if they have disjoint domains, and undefined otherwise. This lemma is important to give sound semantics to delay buffer related assertions, as discussed in Sec. 3.

The transition steps for individual instructions are classified into three categories: the control transfer steps  $(\_ \vdash \_ \circ \longrightarrow \_)$ , the steps for **save**, **restore** and **wr** instructions  $(\_ \bullet \longrightarrow \_)$ , and the steps for other simple instructions  $(\_ \xrightarrow{\quad} \_)$ . The corresponding step transition relations are defined inductively in Fig. 7 (b), (c) and (d) respectively.

Note that, after the control-transfer instructions, **pc** is set to **npc** and **npc** contains the target code pointer. This explains the one cycle delay for the control transfer. The **call** instruction saves **pc** into the register **r<sub>15</sub>**, while **retl** uses **r<sub>15</sub> + 8** as the return address (which is the address for the second instruction following the **call**). The conditional branch **be f** jumps to **f** (after one-cycle delay) if the value in the register **z** is *not* 0. Evaluation of expressions **a** and **o** are defined in Fig. 7 (e). Here, we define the sum of two values  $v_1$  and  $v_2$  below. The result of  $v_1 + v_2$  is legal, if both of the  $v_1$  and  $v_2$  are words (Int32), or  $v_1$  is an address and  $v_2$  is an offset. The offset is a word, which acts as an immediate value in the calculation of address.

$$v_1 + v_2 ::= \begin{cases} w_1 + w_2 & \text{if } v_1 = w_1, \text{ and } v_2 = w_2 \\ (b, w_1 + w_2) & \text{if } v_1 = (b, w_1), \text{ and } v_2 = w_2 \\ \perp & \text{otherwise} \end{cases}$$

The **wr** wants to save the bitwise exclusive OR of the operands into the special register **sr**, but it puts the write into the delay buffer  $D$  instead of updating  $R$  immediately. The operation **set\_delay(sr, w, D)** is defined below:

$$\mathbf{set\_delay}(\mathbf{sr}, w, D) ::= (X, \mathbf{sr}, w) :: D$$

where  $X$  ( $0 \leq X \leq 3$ ) is a predefined system parameter for the delay cycle.



$$\frac{(R, D) \Rightarrow (R', D') \quad C \vdash ((M, (R', F), D'), \text{pc}, \text{npc}) \circ \longrightarrow ((M', (R'', F'), D''), \text{pc}', \text{npc}')}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) :: \Longrightarrow (C, (M', (R'', F'), D''), \text{pc}', \text{npc}')}$$

(a) Program Transition

$$\frac{C(\text{pc}) = \text{i} \quad (M, (R, F), D) \bullet \xrightarrow{\text{i}} (M', (R', F'), D')}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M', (R', F'), D'), \text{npc}, \text{npc} + 4)}$$

$$\frac{C(\text{pc}) = \text{jmp } \mathbf{a} \quad \llbracket \mathbf{a} \rrbracket_R = \mathbf{f}}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R, F), D), \text{npc}, \mathbf{f})}$$

$$\frac{C(\text{pc}) = \text{call } \mathbf{f} \quad \mathbf{r}_{15} \in \text{dom}(R)}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R\{\mathbf{r}_{15} \rightsquigarrow \text{pc}\}, F), D), \text{npc}, \mathbf{f})}$$

$$\frac{C(\text{pc}) = \text{retl} \quad R(\mathbf{r}_{15}) = \mathbf{f}}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R, F), D), \text{npc}, \mathbf{f} + 8)}$$

$$\frac{C(\text{pc}) = \text{be } \mathbf{f} \quad R(\mathbf{z}) \neq 0}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R, F), D), \text{npc}, \mathbf{f})} \quad \frac{C(\text{pc}) = \text{be } \mathbf{f} \quad R(\mathbf{z}) = 0}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R, F), D), \text{npc}, \text{npc} + 4)}$$

(b) Control Transfer Instruction Transition

$$\frac{(M, R) \xrightarrow{\text{i}} (M', R')}{(M, (R, F), D) \bullet \xrightarrow{\text{i}} (M', (R', F), D)}$$

$$\frac{R(\mathbf{r}_s) = w_1 \quad \llbracket \mathbf{o} \rrbracket_R = w_2 \quad w = w_1 \oplus w_2 \quad \mathbf{sr} \in \text{dom}(R) \quad D' = \text{set\_delay}(\mathbf{sr}, w, D)}{(M, (R, F), D) \bullet \xrightarrow{\mathbf{wr } \mathbf{r}_s \text{ o } \mathbf{sr}} (M, (R, F), D')}$$

$$\frac{\text{save}(R, F) = (R', F') \quad \llbracket \mathbf{o} \rrbracket_R = v \quad v' = R(\mathbf{r}_s) + v}{(M, (R, F), D) \bullet \xrightarrow{\text{save } \mathbf{r}_s \text{ o } \mathbf{r}_d} (M, (R\{\mathbf{r}_d \rightsquigarrow v'\}, F'), D)}$$

$$\frac{\text{restore}(R, F) = (R', F') \quad \llbracket \mathbf{o} \rrbracket_R = v \quad v' = R(\mathbf{r}_s) + v}{(M, (R, F), D) \bullet \xrightarrow{\text{restore } \mathbf{r}_s \text{ o } \mathbf{r}_d} (M, (R\{\mathbf{r}_s \rightsquigarrow v'\}, F'), D)}$$

(c) Save, Restore and Wr instruction Transition

$$\frac{R(\mathbf{sr}) = w \quad \mathbf{r}_d \in \text{dom}(R)}{(M, R) \xrightarrow{\text{rd } \mathbf{sr } \mathbf{r}_d} (M, R\{\mathbf{r}_d \rightsquigarrow w\})} \quad \frac{R(\mathbf{r}_s) = v_1 \quad \llbracket \mathbf{o} \rrbracket_R = v_2 \quad v = v_1 + v_2 \quad \mathbf{r}_d \in \text{dom}(R)}{(M, R) \xrightarrow{\text{add } \mathbf{r}_s \text{ o } \mathbf{r}_d} (M, R\{\mathbf{r}_d \rightsquigarrow v\})}$$

$$\frac{\llbracket \mathbf{a} \rrbracket_R = l \quad M(l) = v' \quad \mathbf{r}_d \in \text{dom}(R)}{(M, R) \xrightarrow{\text{ld } \mathbf{a } \mathbf{r}_d} (M, R\{\mathbf{r}_d \rightsquigarrow v'\})}$$

(d) Simple Instruction Transition

$$\llbracket \mathbf{o} \rrbracket_R ::= \begin{cases} R(\mathbf{r}) & \text{if } \mathbf{o} = \mathbf{r} \\ w & \text{if } \mathbf{o} = w, \\ & -4096 \leq w \leq 4095 \\ \perp & \text{otherwise} \end{cases} \quad \llbracket \mathbf{a} \rrbracket_R ::= \begin{cases} \llbracket \mathbf{o} \rrbracket_R & \text{if } \mathbf{a} = \mathbf{o} \\ v_1 + v_2 & \text{if } \mathbf{a} = \mathbf{r} + \mathbf{o}, R(\mathbf{r}) = v_1 \\ & \text{and } \llbracket \mathbf{o} \rrbracket_R = v_2 \\ \perp & \text{otherwise} \end{cases}$$

(e) Expression Semantics

Fig.7. Selected operational semantics rules (taken from [10])

The **save** and **restore** instructions rotate the register windows and update the register file. Their operations over  $F$  and  $R$  are defined in Fig. 6.

### 3 Program Logic

In this section, we use a simplified version of our program logic that doesn't support refinement verification to present how our logic handles the features of SPARCV8. [The relational program logic for refinement reasoning will be introduced in Sec. 4.](#)

#### 3.1 Assertions

$$(Asrt) \ p, q ::= \text{emp} \mid l \mapsto v \mid \text{rn} \mapsto v \mid \triangleright_t \text{sr} \mapsto w \mid p \downarrow \\ \mid \text{cwp} \mapsto \langle w_{id}, F \rangle \mid p \wedge q \mid p \vee q \mid p * q \\ \mid \mathbf{a} =_a v \mid \mathbf{o} = v \mid \forall x. p \mid \exists x. q \mid \dots$$

Fig.8. Syntax of Assertions

We define the syntax of assertions (*Asrt*) in Fig. 8, and their semantics in Fig. 9. We extend separation logic assertions with specifications of delay buffers and register windows. Registers are like variables in separation logic, but are treated as resources. The assertion **emp** says that the memory and the register file are both empty.  $l \mapsto v$  specifies a singleton memory cell with value  $v$  stored in the address  $l$ .  $\text{rn} \mapsto v$  says that **rn** is the only register in the register file and it contains the value  $v$ . Also **rn** is *not* in the delay buffer. Separating conjunction  $p * q$  has the standard semantics as in separation logic [11].

The assertion  $\triangleright_t \text{sr} \mapsto w$  describes a delayed write in the delay buffer  $D$ . It describes the uncertainty of **sr**'s value in  $R$ , which is unknown for now but will become  $w$  in up to  $t+1$  cycles. We use  $\_ \Rightarrow^k \_$  to represent  $k$ -step execution of the delayed writes in  $D$ . It also requires that there be at most one delayed write for a specific special register **sr** in  $D$  (*i.e.* **noDup**(**sr**,  $D$ )). This prevents more than one delayed write to the same register within 4 instruction cycles, which practically have no restrictions on programming. By the semantics we have (the  $p \Rightarrow q$  means for any  $S$ , if  $S \models p$  holds, then  $S \models q$  holds)

$$\text{sr} \mapsto w \Rightarrow \triangleright_t \text{sr} \mapsto w \quad \triangleright_t \text{sr} \mapsto w \Rightarrow \triangleright_{t+k} \text{sr} \mapsto w$$

The assertion  $p \downarrow$  allows us to reduce the uncertainty by executing one step of the delayed writes. It specifies states reachable after executing one step of delayed writes from those states satisfying  $p$ . Therefore we know:

$$(\triangleright_0 \text{sr} \mapsto w) \downarrow \Rightarrow \text{sr} \mapsto w \quad (\triangleright_{t+1} \text{sr} \mapsto w) \downarrow \Rightarrow \triangleright_t \text{sr} \mapsto w$$

Also it is easy to see that if  $p$  syntactically does not contain sub-terms in the form of  $\triangleright_t \text{sr} \mapsto w$ , then  $(p \downarrow) \Leftrightarrow p$ .

The following lemma shows  $(\_) \downarrow$  is distributive over separating conjunction.

**Lemma 2.**  $(p * q) \downarrow \Leftrightarrow (p \downarrow) * (q \downarrow)$ .

The lemma can be proved following Lemma 1. Let

$$R_1 \uplus R_2 ::= R_1 \cup R_2 \quad \text{if } R_1 \perp R_2 \\ M_1 \uplus M_2 ::= M_1 \cup M_2 \quad \text{if } M_1 \perp M_2$$

and we present the proof of Lemma 2 below.

*Proof.* “ $\Rightarrow$ ”: if  $(M, (R, F), D) \models (p * q) \downarrow$ , then  $(M, (R, F), D) \models (p \downarrow) * (q \downarrow)$ . From the semantics of assertions, we get there exists  $R'$  and  $D'$ , such that:

$$(R', D') \Rightarrow (R, D) \tag{2}$$

$$(M, (R', F), D') \models p * q \tag{3}$$

From (3), there exists  $M_1, M_2, R'_1$  and  $R'_2$  such that:

$$M = M_1 \uplus M_2 \tag{4}$$

$$R' = R'_1 \uplus R'_2 \tag{5}$$

$$(M_1, (R'_1, F), D') \models p \tag{6}$$

$$(M_2, (R'_2, F), D') \models q \tag{7}$$

By applying Lemma 1 on (2) and (5), we get that there exists  $R_1$  and  $R_2$ , where  $R = R_1 \uplus R_2$ , such that

$$(R'_1, D') \Rightarrow (R_1, D) \tag{8}$$

$$(R'_2, D') \Rightarrow (R_2, D) \tag{9}$$

From (6) and (8), we get  $(M_1, (R_1, F), D) \models p \downarrow$ ; and from (7) and (9), we get  $(M_2, (R_2, F), D) \models q \downarrow$ . Thus, we prove that  $(M, (R, F), D) \models (p \downarrow) * (q \downarrow)$  holds.

$$\begin{aligned}
S \models \text{emp} &::= S.M = \emptyset \wedge S.Q.R = \emptyset \\
S \models l \mapsto v &::= S.M = \{l \rightsquigarrow v\} \wedge S.Q.R = \emptyset \\
S \models \text{rn} \mapsto v &::= S.Q.R = \{\text{rn} \rightsquigarrow v\} \wedge \text{rn} \notin \text{dom}(S.D) \wedge S.M = \emptyset \\
S \models \triangleright_t \text{sr} \mapsto w &::= \exists k, R', D'. 0 \leq k \leq t+1 \wedge (R, D) \Rightarrow^k (R', D') \wedge \\
&\quad ((M, (R', F), D') \models \text{sr} \mapsto w) \wedge \mathbf{noDup}(D, \text{sr}) \\
&\quad \text{where } S = (M, (R, F), D) \\
S \models p \downarrow &::= \exists R', D'. ((M, (R', F), D') \models p) \wedge (R', D') \Rightarrow (R, D) \\
&\quad \text{where } S = (M, (R, F), D) \\
S \models \text{cwp} \mapsto \langle w_{id}, F \rangle &::= (S \models \text{cwp} \mapsto w_{id}) \wedge \exists F'. F \cdot F' = S.Q.F \\
S \models \mathbf{a} =_a v &::= \llbracket \mathbf{a} \rrbracket_{S.Q.R} = v \wedge \mathbf{word\_align}(v) \\
S \models \mathbf{o} = v &::= \llbracket \mathbf{o} \rrbracket_{S.Q.R} = v \\
S \models p_1 * p_2 &::= \exists S_1, S_2. S_1 \models p_1 \wedge S_2 \models p_2 \wedge S = S_1 \uplus S_2 \\
\\
M_1 \perp M_2 &::= (\text{dom}(M_1) \cap \text{dom}(M_2)) = \emptyset \quad R_1 \perp R_2 ::= (\text{dom}(R_1) \cap \text{dom}(R_2)) = \emptyset \\
S_1 \uplus S_2 &::= \begin{cases} (M_1 \cup M_2, (R_1 \cup R_2, F), D) & \text{if } M_1 \perp M_2 \wedge R_1 \perp R_2 \wedge \\ & S_1 = (M_1, (R_1, F), D) \wedge S_2 = (M_2, (R_2, F), D) \\ \mathbf{undefined} & \text{otherwise} \end{cases} \\
\text{dom}(D) &::= \begin{cases} \{\text{sr}\} \cup \text{dom}(D') & \text{if } D = (t, \text{sr}, w) :: D' \\ \emptyset & \text{if } D = \text{nil} \end{cases} \\
\mathbf{noDup}(D, \text{sr}) &::= \begin{cases} \text{sr} \notin \text{dom}(D') & \text{if } D = (t, \text{sr}, w) :: D' \\ \text{sr} \neq \text{sr}' \wedge \mathbf{noDup}(D', \text{sr}) & \text{if } D = (t, \text{sr}', w) :: D' \\ \mathbf{True} & \text{if } D = \text{nil} \end{cases}
\end{aligned}$$

Fig.9. Semantics of Assertions

“ $\Leftarrow$ ”: if  $(M, (R, F), D) \models (p \downarrow) * (q \downarrow)$ , then  $(M, (R, F), D) \models (p * q) \downarrow$ . From the semantics of assertions, we get there exists  $M_1, M_2, R'_1, R'_2, R_1, R_2, D'_1$  and  $D'_2$ , where  $R = R_1 \uplus R_2$ , such that:

$$(R'_1, D'_1) \Rightarrow (R_1, D), (R'_2, D'_2) \Rightarrow (R_2, D) \quad (10)$$

$$(M_1, (R'_1, F), D'_1) \models p \quad (11)$$

$$(M_2, (R'_2, F), D'_2) \models q \quad (12)$$

By the definition of the step of the delayed writes, we can prove that  $D'_1 = D'_2$ . Let  $D' = D'_1 = D'_2$ . By applying Lemma 1 on (10), we get there exists  $R'$ , such that  $R' = R'_1 \uplus R'_2$  and the following holds:

$$(R', D') \Rightarrow (R, D) \quad (13)$$

From (11), (12) and (2), we prove that  $(M, (R, F), D) \models (p * q) \downarrow$  holds. Thus, we are done.  $\square$

We use  $\text{cwp} \mapsto \langle w_{id}, F \rangle$  to describe the pointer **cwp** of the current register window and the frame list as a circular stack. Note that  $F$  is just a prefix of the frame list, since usually we do not need to know contents of the full list. Here we use  $F \cdot F'$  to represent the concatenation of lists  $F$  and  $F'$ . Therefore we have  $\text{cwp} \mapsto \langle w_{id}, F \cdot F' \rangle \implies \text{cwp} \mapsto \langle w_{id}, F \rangle$ .

The assertions  $\mathbf{a} =_a v$  and  $\mathbf{o} = v$  describe the value of **a** and **o** respectively. They are intuitionistic assertions. Since **a** is used as an address, we also require it to be properly aligned on a 4-byte boundary. We define **word\_align** to represent this restriction below. The result of the address expression **a** may be a word, if it is a pointer in code heap, or a memory address, if it is a location of memory.

$$\mathbf{word\_align}(v) ::= \exists w. (v = w \vee v = (\_, w)) \wedge w \% 4 = 0$$

### 3.2 Inference Rules

The code specification  $\theta$  and code heap specification  $\Psi$  are defined below:

$$\begin{array}{ll} (\text{valList}) \quad \iota \in \text{list value} & (\text{pAsrt}) \quad \text{fp}, \text{fq} \in \text{valList} \rightarrow \text{Asrt} \\ (\text{CdSpec}) \quad \theta ::= (\text{fp}, \text{fq}) & (\text{CdHpSpec}) \quad \Psi ::= \{\mathbf{f} \rightsquigarrow \theta\}^* \end{array}$$

The code heap specification  $\Psi$  maps the code labels for basic blocks to their specifications  $\theta$ , which is a pair of pre- and post-conditions. Instead of using normal assertions, the pre- and post-conditions are assertions parameterized over a list of values  $\iota$ . They play the role of auxiliary variables — Feeding the pre- and the post-conditions with the same  $\iota$  allows us to establish relationship of states specified in the pre- and post-conditions.

Although we assign a specification  $\theta$  to each basic block, the post-condition does not specify the states reached at the end of the block. Instead, it specifies the condition that needs to be specified in the future when the *current function* returns. This follows the idea developed in SCAP [7], but we use the standard unary state assertion instead of the binary state assertions used in SCAP, so that existing proof techniques (such as Coq tactics) for standard Hoare-triples can be applied to simplify the verification process.

$$\begin{array}{l} - \{(\text{fp}, \text{fq})\} \\ \text{add } \%i_0, \%i_1, \%l_7 \\ \text{add } \%l_7, \%i_2, \%l_7 \\ \text{retl} \\ \text{nop} \\ \text{fp} ::= \lambda lv. ((\%i_0 \mapsto lv[0]) * (\%i_1 \mapsto lv[1]) * (\%i_2 \mapsto lv[2]) \\ \quad * \%l_7 \mapsto \_ * (\mathbf{r}_{15} \mapsto lv[3])) \\ \quad \wedge (lv[1], lv[2], lv[3] \in \text{Word}) \\ \text{fq} ::= \lambda lv. (\%i_0 \mapsto lv[0]) * (\%i_1 \mapsto lv[1]) * (\%i_2 \mapsto lv[2]) \\ \quad * (\%l_7 \mapsto lv[0] + lv[1] + lv[2]) * (\mathbf{r}_{15} \mapsto lv[3]) \end{array}$$

Fig.10. Example for Function Specification

We give a simple example in Fig. 10 to show a specification for a function, which simply sums the values of

the registers  $\%i_0$ ,  $\%i_1$  and  $\%i_2$  and writes the result into the register  $\%l_7$ . The specification  $(\text{fp}, \text{fq})$  says that, when provided with the same  $lv$  as argument, the function preserves the value of  $\%i_0$ ,  $\%i_1$  and  $\%i_2$ ,  $\%l_7$  in the beginning contains any value and at the end contains the sum of  $\%i_0$ ,  $\%i_1$  and  $\%i_2$ , and the function also preserves the value of  $\mathbf{r}_{15}$ , which it uses as the return address. To verify the function, we need to prove that it satisfies  $(\text{fp } lv, \text{fq } lv)$  for all  $lv$ . Here,  $lv[1]$  and  $lv[2]$  cannot be a memory address, because a value plus a memory address is illegal.  $lv[3]$  also should be a word, because it is a return code pointer whose type is word.

Fig. 11 shows selected inference rules in our logic. Our logic divides the proof work into three layers. We define the well-formed code heap in the form of  $(\vdash C : \Psi)$  to verify the code heap  $C$ , the well-formed instruction sequence in the form of  $(\Psi \vdash \{(p, q)\} \mathbf{f} : \mathbb{I})$  to verify the instruction sequence  $\mathbb{I}$  starting from  $\mathbf{f}$  in code heap, and well-formed instruction in the form of  $(\vdash \{p\} \mathbf{i} \{q\})$  to verify the single simple instruction  $\mathbf{i}$ .

The top rule **CDHP** verifies the code heap  $C$ . It requires that every basic block specified in  $\Psi$  can be verified with respect to the specification, with any argument  $\iota$  used to instantiate the pre- and post-conditions.

The **SEQ** rule is applied when meeting an instruction sequence starting with a simple instruction  $\mathbf{i}$ . The instruction  $\mathbf{i}$  is verified by the corresponding well-formed instruction rules, with the precondition  $p \downarrow$  and some post-condition  $p'$ . We use  $p \downarrow$  because there is an implicit step executing delayed writes before executing every instruction. The post-condition  $p'$  for  $\mathbf{i}$  is then used as the precondition to verify the remaining part of the instruction sequence.

**Delayed control transfers.** We distinguish the **jmp** and **call** instructions — The former makes an *intra-function* control transfer, while the latter makes func-

$\vdash C : \Psi$ 

(Well-Formed Code Heap)

$$\frac{\text{for all } \mathbf{f} \in \text{dom}(\Psi), \iota : \Psi(\mathbf{f}) = (\text{fp}, \text{fq}) \quad \Psi \vdash \{(\text{fp } \iota, \text{fq } \iota)\} \mathbf{f} : C[\mathbf{f}]}{\vdash C : \Psi} \quad (\text{CDHP})$$

 $\Psi \vdash \{(p, q)\} \mathbf{f} : \mathbb{I}$ 

(Well-Formed Instruction Sequences)

$$\frac{\vdash \{p \downarrow\} \mathbf{i} \{p'\} \quad \Psi \vdash \{(p', q)\} \mathbf{f} + 4 : \mathbb{I}}{\Psi \vdash \{(p, q)\} \mathbf{f} : \mathbf{i}; \mathbb{I}} \quad (\text{SEQ})$$

$$\frac{p \downarrow \Rightarrow (\mathbf{a} =_a \mathbf{f}') \quad \mathbf{f}' \in \text{dom}(\Psi) \quad \Psi(\mathbf{f}') = (\text{fp}, \text{fq}) \quad \vdash \{p \downarrow \downarrow\} \mathbf{i} \{p'\} \quad \exists \iota, p_r. (p' \Rightarrow \text{fp } \iota * p_r) \wedge (\text{fq } \iota * p_r \Rightarrow q)}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{jmp } \mathbf{a}; \mathbf{i}} \quad (\text{JMP})$$

$$\frac{\mathbf{f}' \in \text{dom}(\Psi) \quad \Psi(\mathbf{f}') = (\text{fp}, \text{fq}) \quad \Psi \vdash \{(p', q)\} \mathbf{f} + 8 : \mathbb{I} \quad p \downarrow \Rightarrow (\mathbf{r}_{15} \mapsto \_) * p_1 \quad \vdash \{(\mathbf{r}_{15} \mapsto \mathbf{f} * p_1) \downarrow\} \mathbf{i} \{p_2\} \quad \exists \iota, p_r. (p_2 \Rightarrow \text{fp } \iota * p_r) \wedge (\text{fq } \iota * p_r \Rightarrow p') \wedge (\text{fq } \iota \Rightarrow \mathbf{r}_{15} = \mathbf{f})}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{call } \mathbf{f}'; \mathbf{i}; \mathbb{I}} \quad (\text{CALL})$$

$$\frac{p \downarrow \downarrow \Rightarrow (\mathbf{r}_{15} \mapsto \mathbf{f}') * p_1 \quad \vdash \{p_1\} \mathbf{i} \{p_2\} \quad (\mathbf{r}_{15} \mapsto \mathbf{f}') * p_2 \Rightarrow q}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{retl}; \mathbf{i}} \quad (\text{RETL})$$

$$\frac{p \downarrow \Rightarrow (\mathbf{z} \mapsto w) * \text{true} \quad \mathbf{f}' \in \text{dom}(\Psi) \quad \Psi(\mathbf{f}') = (\text{fp}, \text{fq}) \quad \vdash \{p \downarrow \downarrow\} \mathbf{i} \{p'\} \quad \Psi \vdash \{(p' \wedge w = 0, q)\} \mathbf{f} + 8 : \mathbb{I} \quad \exists \iota, p_r. ((p' \wedge w \neq 0) \Rightarrow \text{fp } \iota * p_r) \wedge (\text{fq } \iota * p_r \Rightarrow q)}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{be } \mathbf{f}'; \mathbf{i}; \mathbb{I}} \quad (\text{BE})$$

 $\vdash \{p\} \mathbf{i} \{q\}$ 

(Well-Formed Instructions)

$$\frac{\mathbf{sr} \mapsto \_ * p \Rightarrow (\mathbf{r}_s = w_1 \wedge \mathbf{o} = w_2)}{\vdash \{\mathbf{sr} \mapsto \_ * p\} \mathbf{wr} \mathbf{r}_s \mathbf{o} \mathbf{sr} \{(\triangleright_3 \mathbf{sr} \mapsto (w_1 \oplus w_2)) * p\}} \quad (\text{WR})$$

$$\frac{}{\vdash \{\mathbf{sr} \mapsto w * \mathbf{r}_d \mapsto \_\} \mathbf{rd} \mathbf{sr} \mathbf{r}_d \{\mathbf{sr} \mapsto w * \mathbf{r}_d \mapsto w\}} \quad (\text{RD})$$

$$\frac{p \Rightarrow (\mathbf{r}_s = v_1 \wedge \mathbf{o} = v_2) \quad w'_{id} = \text{next\_cwp}(w_{id}) \quad w \& 2^{w'_{id}} = 0 \quad v = v_1 + v_2 \quad p \Rightarrow (\text{cwp} \mapsto \langle w_{id}, F \cdot \_ \cdot \_ \rangle) * (\text{out} \mapsto \text{fm}_o) * (\text{local} \mapsto \text{fm}_l) * (\text{in} \mapsto \text{fm}_i) * p_1 \quad (\text{cwp} \mapsto \langle w'_{id}, \text{fm}_l :: \text{fm}_i :: F \rangle) * (\text{out} \mapsto \_) * (\text{local} \mapsto \_) * (\text{in} \mapsto \text{fm}_o) * p_1 \Rightarrow \mathbf{r}_d \mapsto \_ * p_2}{\vdash \{(\text{wim} \mapsto w) * p\} \text{save } \mathbf{r}_s \mathbf{o} \mathbf{r}_d \{(\text{wim} \mapsto w) * (\mathbf{r}_d \mapsto v) * p_2\}} \quad (\text{SAVE})$$

where  $[\mathbf{r}_i, \dots, \mathbf{r}_{i+7}] \mapsto [w_0, \dots, w_7] ::= \mathbf{r}_i \mapsto w_0 * \dots * \mathbf{r}_{i+7} \mapsto w_7$   
and **out**, **local** and **in** are defined in Fig. 6.

$$\frac{p \Rightarrow (\mathbf{r}_s = v_1 \wedge \mathbf{o} = v_2) \quad w'_{id} = \text{prev\_cwp}(w_{id}) \quad w \& 2^{w'_{id}} = 0 \quad v = v_1 + v_2 \quad p \Rightarrow (\text{cwp} \mapsto \langle w_{id}, \text{fm}_1 :: \text{fm}_2 :: F \rangle) * (\text{out} \mapsto \_) * (\text{local} \mapsto \_) * (\text{in} \mapsto \text{fm}_i) * p_1 \quad (\text{cwp} \mapsto \langle w'_{id}, F \cdot \_ \cdot \_ \rangle) * (\text{out} \mapsto \text{fm}_i) * (\text{local} \mapsto \text{fm}_1) * (\text{in} \mapsto \text{fm}_2) * p_1 \Rightarrow \mathbf{r}_d \mapsto \_ * p_2}{\vdash \{(\text{wim} \mapsto w) * p\} \text{restore } \mathbf{r}_s \mathbf{o} \mathbf{r}_d \{(\text{wim} \mapsto w) * (\mathbf{r}_d \mapsto v) * p_2\}} \quad (\text{RESTORE})$$

Fig.11. Selected Inference Rules

tion calls. The **JMP** rule requires that the target address is a valid one specified in  $\Psi$ . Starting from the precondition  $p$ , after executing the instruction  $i$  following **JMP** and the corresponding delayed writes, the post-condition  $p'$  of  $i$  should satisfy the precondition of the target instruction sequence, with some instantiation  $\iota$  of the logical variables and a frame assertion  $p_r$ . Since the target instruction sequence of `jmp` is in the same function as the `jmp` instruction itself, the post-condition  $f_q$  specified at the target address (with the same instantiation  $\iota$  of the logical variables and the frame assertion  $p_r$ ) should meet the post-condition  $q$  of the current function. As we explained before, the post-condition  $q$  does not specify the states reached at the end of the instruction sequence (which are specified by  $p'$  instead).

The **CALL** rule is similar to the **JMP** rule in that it also requires the post-condition  $p_2$  of the instruction  $i$  following the `call` satisfy the precondition of the target instruction sequence, with some instantiation  $\iota$  of the logical variables and a frame assertion  $p_r$ . Here we need to record that the code label  $f$  is saved in  $r_{15}$  by the `call` instruction. When the callee returns, its post-condition  $f_q$  (with the same instantiation of auxiliary variables  $\iota$ ) needs to ensure  $r_{15}$  still contains  $f$ , so that the callee returns to the correct address. Also the  $f_q$  with the frame  $p_r$  needs to satisfy the precondition  $p'$  for the remaining instruction sequences of the caller.

The **RETL** rule simply requires that the post-condition  $q$  holds at the end of the instruction  $i$  following `retl`. Also  $i$  cannot touch the register  $r_{15}$ , therefore  $r_{15}$  specified in  $p$  must be the same as in  $q$ . Since at the calling point we already required that the post-condition of the callee guarantees  $r_{15}$  contains the correct return address, we know  $r_{15}$  contains the correct value before `retl`.

The **BE** rule checks the *current* value of register  $z$

and decides whether the branch will be taken after executing the following instruction  $i$ . If the value of  $z$  is not zero, the branch is taken and this rule does the same things as the **JMP** rule; otherwise, the branch is *not* taken and the remaining instruction sequence  $\mathbb{I}$  should be well-formed.

**Delayed writes and register windows.** The bottom layer of our logic is for well-formed instructions. The **WR** rule requires the ownership of the target register  $sr$  in the precondition ( $sr \mapsto \_$ ). Also it implies there is no delayed writes to  $sr$  in the delay buffer (see the semantics defined in Fig. 9). At the end of the delayed write, we use  $\triangleright_3 sr \mapsto w_1 \oplus w_2$  to indicate the new value will be ready in up to 3 cycles. Since the maximum delay cycle  $X$  cannot be bigger than 3 and the value of  $X$  may vary in different systems, programmers usually take a conservative approach to assume  $X = 3$  for portability of code. Our rule reflects this conservative view. The **RD** rule says the special register can be read only if it is not in the delay buffer. The **SAVE** and **RESTORE** rules reflect the save and recovery of the execution contexts, which is consistent with the operational semantics of the `save` and `restore` instructions given in Figs. 6 and 7.

#### 4 Refinement Verification of SPARCV8

In this section, we present our *relational* program logic for refinement verification of SPARCV8 code. As an extension of our conference paper, it consists of the following work:

- We define a new Pseudo-SPARCV8 language as the high-level specification language in Sec. 4.1;
- We make some modifications to the SPARCV8 language defined in Sec. 2 and let it act as the low-level language in our refinement verification.

We present our low-level SPARCV8 language and the modifications in Sec. 4.2;

- We define the correctness of the abstract assembly primitives in Sec. 4.3, which is formulated as *contextual refinement* between the implementations and their corresponding abstract assembly primitives;
- We present a new program logic to do refinement verification in Sec. 4.4;
- We show that our new program logic is sound in Sec. 4.5. The semantics of judgements, different from the previous work in our conference paper which only ensures the partial correctness of verified programs, are defined as simulation relations between the low- and high-level programs which guarantees contextual refinement.

#### 4.1 High-level Pseudo-SPARCV8 Language

The Pseudo-SPARCV8 language contains two parts: the SPARCV8 code as client and the set of abstract assembly primitives. Here, we require that the execution of client SPARCV8 code preserves a restriction between register window and stack in memory, shown on the left side of Fig. 12 (*cwp* points to the current window and *wim* marks the invalid window, the details of overlapping of adjacent windows are omitted in the figure).




Fig.12. Abstraction of context management

During the execution of SPARCV8 program, part of previous procedures' contexts (the light gray part in the left side of Fig. 12) are saved in register window, the

others (the dark gray part in the left side of Fig. 12) are stored in stack in memory, because the number of windows is limited. The restriction is that the stack pointer (*%sp*) of each procedure, including the current and previous ones, whose context is saved in register window currently, should point to the top of its stack frame (shown as the thick arrow in Fig. 12), so that the contexts in these windows can be stored correctly in memory when needed. For instance, the context switch routine will check whether the previous window is valid (in clockwise direction in Fig. 12), and use instruction **restore** to set it as the current one and save its contents into stack (in memory) until the previous one is invalid (filled with east north lines in Fig. 12). We require that the execution of client code preserves such restriction. Otherwise, some SPARCV8 functions like context switch routine, whose executions will store the contexts saved in register windows into stack in memory, cannot be verified if it is unclear where to save the contents of some windows. We do the following when defining Pseudo-SPARCV8 program to make the execution of client code preserve such restriction:

- In order to ensure that the stack pointer (*%sp*) always points to the top of its stack frame, we require that each instruction, like **add** and **ld**, whose execution doesn't operate register window, is prohibited to update the value of *%sp*; and as for the **save** and **restore**, we require them to be used in specific forms. We introduce "**Psave** *w*" as a macro of "**save** *%sp*,  $-w$ , *%sp*", whose execution generates a new *%sp* pointing to the stack frame size *w* allocated newly for the next window. We also introduce "**Prestore**" as a macro of "**restore** *%g<sub>0</sub>*, *%g<sub>0</sub>*, *%g<sub>0</sub>*"<sup>1</sup>, whose execution just restores the previous window and doesn't modify

<sup>1</sup>In SPARCV8, *%g<sub>0</sub>* is always 0, and usually used as parameters when instructions do not require specific parameters.



the value of any register in the previous window restored. The original **save** and **restore** instructions have *no* semantics in high-level client code.

- The special registers in SPARCV8 usually play specific roles and modifying them should be done carefully. For example, **wim** marks which window is invalid.




Fig.13. Problem of modifying **wim** arbitrary

If we change its value shown in Fig. 12 to mark another window invalid, as shown in Fig. 13, and call context switch routine to save the contents of previous windows into memory until the invalid one at this moment, a problem will arise since we don't know where to save the contents of window marked invalid originally (filled with dots in Fig. 13). So, we forbid the client to modify special registers and give *no* semantics to instruction **wr** in high-level client code. Modifying them is hidden in the implementations of the abstract assembly primitives in low-level. And the delay buffer can be omitted in high-level program state.

- As shown in Fig. 12, we find that we can abstract the register window and memory in stack storing contexts into a list (defined as **HFrmlist** formally in Fig. 15). After this abstraction, we don't need to care about whether the contexts are saved in register windows or memory, and don't need to describe the contents of windows unused (the windows in white color in Fig. 12, but excluding the current one pointed by **cwp**) in the Pseudo-SPARCV8 level. The **cwp** register is

no longer needed in Pseudo-SPARCV8 program because the register window is abstracted away. The low-level program in our work doesn't use this abstraction, because the low-level program should be realistically modelled, and the implementations of some primitives need to know the existence of register windows, for instance, the context switch routine needs to save the contents of the register window into stack (in memory).

We define the syntax of the high-level Pseudo-SPARCV8 language in Fig. 14. The code (**HCode**)  $\Pi$  has two parts: the code heap  $C$  and the set of abstract primitives (**PrimSet**)  $\Omega$ , which is a partial mapping from labels to abstract assembly primitive. The code heap  $C$  in  $\Pi$  acts as the client to call abstract assembly primitives. The abstract assembly primitive (**Prim**)  $\Upsilon$  is defined as a relation that takes a list of values as arguments and maps a high-level program state (defined in Fig. 15) to another. We add three pseudo instructions in simple instruction (**SimpIns**). The **Psave**  $w$  and **Prestore** restrict the instruction **save** and **restore** to be used in the specific form as mentioned before. We also introduce **print**  $r$ , whose execution outputs the value  $v$  in general register  $r$  and generates an message **out**( $v$ ) as an observable event. The high-level message (**HMsg**)  $\alpha$  can be either an empty message  $\tau$ , or an output **out**( $v$ ), or a **call**( $f, \bar{v}$ ) meaning to call a primitive labelled  $f$  with arguments  $\bar{v}$ .

The machine states (**HState**) of the high-level Pseudo-SPARCV8 program are defined in Fig. 15. The high-level program  $\mathbb{P}$  is a pair of high-level code  $\Pi$  and high-level state  $\mathbb{S}$ . High-level state is a tuple including: a thread pool (**ThrdPool**)  $T$ , current thread id (**Tid**)  $t$ , the thread local state (**ThrdLcSt**)  $\mathcal{K}$  of the current thread, and the memory (**Mem**)  $M$ .

(HCode)  $\Pi ::= (C, \Omega)$  (CodeHeap)  $C \in \text{Word} \rightarrow \text{Comm}$   
 (PrimSet)  $\Omega ::= \{f_1 \rightsquigarrow \Upsilon_1, \dots, f_n \rightsquigarrow \Upsilon_n\}$  (Prim)  $\Upsilon \in \text{List Val} \rightarrow \text{HState} \rightarrow \text{HState} \rightarrow \text{Prop}$   
 (Comm)  $c ::= i \mid \text{call } f \mid \text{jmp } a \mid \text{retl} \mid \text{be } f$   
 (SimpIns)  $i ::= \text{Psave } w \mid \text{Prestore} \mid \text{print } r \mid \text{ld } a \text{ } r_d \mid \text{st } r_s \text{ } a \mid \text{add } r_s \text{ } o \text{ } r_d \mid \text{rd } sr \text{ } r_d \mid \text{wr } r_s \text{ } o \text{ } sr$   
 $\quad \mid \text{save } r_s \text{ } o \text{ } r_d \mid \text{restore } r_s \text{ } o \text{ } r_d \mid \dots$   
 (HMsg)  $\alpha ::= \tau \mid \text{out}(v) \mid \text{call}(f, \bar{v})$

Fig.14. Syntax of Pseudo-SPARCV8 Code

(HProg)  $\mathbb{P} ::= (\Pi, \mathbb{S})$  (HState)  $\mathbb{S} ::= (T, t, \mathcal{K}, M)$  (ThrdPool)  $T ::= \{t \rightsquigarrow \mathcal{K}\}^*$   
 (Tid)  $t \in \mathbb{Z}$  (ThrdLcSt)  $\mathcal{K} ::= (\mathbb{Q}, \text{pc}, \text{npc})$  (HRegFile)  $\mathbb{R} ::= (\mathbb{R}, \mathbb{F})$   
 (HRegFile)  $\mathbb{R} \in \text{HRegName} \rightarrow \text{Val}$  (HRegName)  $\hat{r}_n ::= r_0 \mid \dots \mid r_{31} \mid n \mid z \mid c \mid v$   
 (HFrmList)  $\mathbb{F} ::= \text{nil} \mid (fm_1, fm_2) :: \mathbb{F}$  (HFrame)  $fm ::= [v_0, \dots, v_7]$

Fig.15. Machine States for Pseudo-SPARCV8 Code

**Thread Local State.** The thread local state  $\mathcal{K}$  is a triple of high-level register state (HRegFile)  $\mathbb{R}$ , and program counters  $\text{pc}$  and  $\text{npc}$ . The high-level register state  $\mathbb{Q}$  consists of the high-level register file (HRegFile)  $\mathbb{R}$ , and the high-level frame list (HFrmList)  $\mathbb{F}$ .  $\hat{r}_n$  is the high-level register names (HRegName), where the  $\text{cwp}$  is omitted as introduced before and we also omit special registers for simplicity, because we forbid the high-level client code to modify them<sup>2</sup>. The high-level frame list  $\mathbb{F}$  is a list of pairs  $(fm_1, fm_2)$ , which is used to save the contexts (local and in registers)  $fm_1$  and  $fm_2$  of previous procedures. After introducing the state of high-level program, we define the primitive **switch** as an instantiation of  $\Upsilon$  below:

$\text{switch} ::=$   
 $\lambda \bar{v}, \mathbb{S}, \mathbb{S}'. \exists t'. M(\text{TaskNew}) = (t', 0) \wedge T(t') = (\mathbb{Q}', \text{pc}', \text{npc}')$   
 $\wedge T' = T\{t \rightsquigarrow (\mathbb{Q}, \text{pc}, \text{npc})\} \wedge t \neq t' \wedge \bar{v} = \text{nil}$   
 where  $\mathbb{S} = (T, t, (\mathbb{Q}, \text{pc}, \text{npc}), M)$ ,  
 $\mathbb{S}' = (T', t', (\mathbb{Q}', f+8, f+12), M), f = \mathbb{Q}'.\mathbb{R}(r_{15})$ .

The execution of the **switch** primitive takes no arguments ( $\bar{v} = \text{nil}$ ), and changes the identifier of the current thread according to the value in location **TaskNew**. We use parameters  $\mathbb{S}$  and  $\mathbb{S}'$  to represent the machine states before and after execution of **switch** respectively.

**Operational Semantics in High-level.** The operational semantics for high-level Pseudo-SPARCV8 program is defined in Fig. 16. The high-level program transition relation  $(\Pi, \mathbb{S}) \xrightarrow{\alpha} (\Pi, \mathbb{S}')$  is defined in Fig. 16 (a). In each step, the program may either execute the instruction pointed by  $\text{pc}$  and generate empty message  $\tau$  or an output  $\text{out}(v)$ , or call an abstract assembly primitive in the primitive set. When calling an abstract assembly primitive, the execution of current thread (defined as  $(\_ \vdash \_ \circ \longrightarrow \_)$  in Fig. 16 (b)) will generate a message  $\text{call}(f, \bar{v})$ , which means that it hopes to call the abstract assembly primitive  $\Upsilon$  labelled  $f$ , which is *not* in the domain of code heap  $C$ , with arguments  $\bar{v}$  (we use  $\text{args}(\mathbb{Q}, M, \bar{v})$  to get arguments  $\bar{v}$  from high-level state, and its definition is omitted here).

The thread local step is defined in Fig. 16 (b). Here, the step for simple instruction **i** is represented as “**exec**(**i**,  $\_$ ,  $\_$ )”. We show the state transition relation for pseudo instructions **Psave**  $w$  and **Prestore** in Fig. 16 (c). Supposing the current register state  $\mathbb{Q}$  is  $(\mathbb{R}, \mathbb{F})$ , executing instruction **Psave**  $w$  will save the **local** and **in registers** into high-level frame list  $\mathbb{F}$ . It also allocates a new block  $b$  of size 64 byte to  $w$

<sup>2</sup>There is no problem to reserve special registers in high-level register file and permit the high-level client code to read them.

$$\frac{\Pi = (C, \Omega) \quad C \Vdash (\mathcal{K}, M) \xrightarrow{\tau} (\mathcal{K}', M')}{(\Pi, (T, \mathbf{t}, \mathcal{K}, M)) \xrightarrow{\tau} (\Pi, (T, \mathbf{t}, \mathcal{K}', M'))} \quad \frac{\Pi = (C, \Omega) \quad C \Vdash (\mathcal{K}, M) \xrightarrow{\text{out}(v)} (\mathcal{K}', M)}{(\Pi, (T, \mathbf{t}, \mathcal{K}, M)) \xrightarrow{\text{out}(v)} (\Pi, (T, \mathbf{t}, \mathcal{K}', M))}$$

$$\frac{\Pi = (C, \Omega) \quad C \Vdash (\mathcal{K}, M) \xrightarrow{\text{call}(\mathbf{f}, \bar{v})} (\mathcal{K}', M) \quad \Omega(\mathbf{f}) = \Upsilon \quad \Upsilon(\bar{v})(T, \mathbf{t}, \mathcal{K}', M)(T', \mathbf{t}', \mathcal{K}'', M')}{(\Pi, (T, \mathbf{t}, \mathcal{K}, M)) \xrightarrow{\tau} (\Pi, (T', \mathbf{t}', \mathcal{K}'', M'))}$$

(a) High-level Program Transition

$$\frac{C(\mathbf{pc}) = \mathbf{i} \quad \mathbf{exec}(\mathbf{i}, (\mathbb{Q}, M), (\mathbb{Q}', M'))}{C \Vdash ((\mathbb{Q}, \mathbf{pc}, \mathbf{npc}), M) \xrightarrow{\tau} ((\mathbb{Q}', \mathbf{npc}, \mathbf{npc} + 4), M')}$$

$$\frac{C(\mathbf{pc}) = \mathbf{call} \ \mathbf{f} \quad \mathbf{r}_{15} \in \text{dom}(\mathbb{R})}{C \Vdash (((\mathbb{R}, \mathbb{F}), \mathbf{pc}, \mathbf{npc}), M) \xrightarrow{\tau} (((\mathbb{R}\{\mathbf{r}_{15} \rightsquigarrow \mathbf{pc}\}, \mathbb{F}), \mathbf{npc}, \mathbf{f}), M)}$$

$$\frac{C(\mathbf{pc}) = \mathbf{retl} \quad \mathbb{R}(\mathbf{r}_{15}) = \mathbf{f}}{C \Vdash (((\mathbb{R}, \mathbb{F}), \mathbf{pc}, \mathbf{npc}), M) \xrightarrow{\tau} (((\mathbb{R}, \mathbb{F}), \mathbf{npc}, \mathbf{f} + 8), M)}$$

$$\frac{C(\mathbf{pc}) = \mathbf{print} \ \mathbf{r} \quad \mathbb{R}(\mathbf{r}) = v}{C \Vdash (((\mathbb{R}, \mathbb{F}), \mathbf{pc}, \mathbf{npc}), M) \xrightarrow{\text{out}(v)} (((\mathbb{R}, \mathbb{F}), \mathbf{npc}, \mathbf{npc} + 4), M)}$$

$$\frac{\mathbf{pc} \notin \text{dom}(C) \quad \mathbf{npc} = \mathbf{pc} + 4 \quad \mathbf{args}(\mathbb{Q}, M, \bar{v})}{C \Vdash ((\mathbb{Q}, \mathbf{pc}, \mathbf{npc}), M) \xrightarrow{\text{call}(\mathbf{pc}, \bar{v})} ((\mathbb{Q}, \mathbf{pc}, \mathbf{npc}), M)}$$

(b) High-level Thread Local Transition

$$\frac{\mathbb{Q} = (\mathbb{R}, \mathbb{F}) \quad \mathbb{R}' = \mathbb{R}\{\mathbf{out} \rightsquigarrow \_, \mathbf{local} \rightsquigarrow \_, \mathbf{in} \rightsquigarrow \mathbb{R}([\mathbf{out}])\}\{\%\mathbf{sp} \rightsquigarrow (b, 0)\} \quad \mathbf{alloc}(M, b, 64, w) = M' \quad \mathbb{Q}' = (\mathbb{R}', (\mathbb{R}([\mathbf{local}]), \mathbb{R}([\mathbf{in}])) :: \mathbb{F})}{\mathbf{exec}(\mathbf{Psave} \ w, (\mathbb{Q}, M), (\mathbb{Q}', M'))}$$

$$\frac{\mathbb{Q} = (\mathbb{R}, (\mathbf{fm}_1, \mathbf{fm}_2) :: \mathbb{F}) \quad \mathbb{R}(\%\mathbf{sp}) = (b, 0) \quad \mathbf{free}(b, M) = M' \quad \mathbb{R}' = \mathbb{R}\{\mathbf{out} \rightsquigarrow \mathbb{R}([\mathbf{in}]), \mathbf{local} \rightsquigarrow \mathbf{fm}_1, \mathbf{in} \rightsquigarrow \mathbf{fm}_2\} \quad \mathbb{Q}' = (\mathbb{R}', \mathbb{F})}{\mathbf{exec}(\mathbf{Prestore}, (\mathbb{Q}, M), (\mathbb{Q}', M'))}$$

(c) High-level Instruction Transition

Fig.16. Selected operational semantics rules for high-level program

byte as a new stack frame in memory (represented as  $\mathbf{alloc}(M, b, 64, w) = M'$ ). The reason why it starts from 64 byte is that the 0 to 64 bytes (16 words) in a stack frame are usually reserved to save the context in window (local and in registers) by convention [5], and this part of memory is abstracted away in Pseudo-SPARCV8 program as we have explained and shown in Fig. 12. The instruction **Prestore** does the reverse, freeing the block of current stack frame (represented as  $\mathbf{free}(b, M) = M'$ ), and restoring the context of the

previous procedure saved in  $\mathbb{F}$ .

## 4.2 Low-level SPARCV8 Program

The global program transition of the low-level SPARCV8 program is defined as the following form:

$$\frac{(R, D) \Rightarrow (R', D') \quad C \vdash ((M, (R', F), D'), \mathbf{pc}, \mathbf{npc}) \xrightarrow{\tau/\text{out}(v)} ((M', (R'', F'), D''), \mathbf{pc}', \mathbf{npc}')}{(C, (M, (R, F), D), \mathbf{pc}, \mathbf{npc}) \xrightarrow{\tau/\text{out}(v)} (C, (M', (R'', F'), D''), \mathbf{pc}', \mathbf{npc}')}$$

The low-level SPARCV8 program is slightly different from the SPARCV8 program defined in Sec. 2:

1. The low-level SPARCV8 program uses the instruc-

tions defined in Fig. 14. It means that we need to give semantics to the pseudo instructions **Psave**, **Prestore** and **print** in the low-level SPARCV8 program. Since the **Psave** and **Prestore** are simply special forms of **save** and **restore** as explained, and **print** is a primitive responsible for generating observable events, defining their semantics is not a challenge and the translation of programs in this modified language into ones in the standard SPARCV8 language is trivial.

2. The program transition defined in Sec. 2 does not generate observable events. Here, in order to support refinement verification, since we use the event trace refinement [12], each step of the program generates either an empty message  $\tau$ , or an output  $\text{out}(v)$  produced by **print**.

Note that the client code and the implementations of abstract assembly primitives in low-level are both SPARCV8 code heap. So, we do not need to define their linking in semantics. More details of the low-level program can be found in our Coq code and TR [8].

### 4.3 Primitive Correctness

We first establish a state relation between low- and high-level program states. We define this relation below ( $\uplus$  means disjoint union), shown as “ $S \sim \mathbb{S}$ ”.

$$\frac{M = M_c \uplus M_T \uplus \{\text{TaskCur} \rightsquigarrow (t, 0)\} \uplus M' \quad (M_c, Q) \Downarrow_c (t, \mathcal{K}) \quad M_T \Downarrow_r T \setminus \{t\} \quad D = \text{nil}}{(M, Q, D) \sim (T, t, \mathcal{K}, M')}$$

The low-level memory  $M$  is split into four parts:  $M_c$  used to save the context of the current thread  $t$ ;  $M_T$  saving the contexts of the ready threads, except the current thread  $t$ ; a singleton memory cell located **TaskCur** saving the current thread id; and shared memory  $M'$  that is same as the high-level memory. The delayed buffer  $D$  is nil, because client is not permitted to modify

any special register through instructions **wr**. The memory  $M_T$  used to save the contexts of the ready threads is *abstracted* as a thread pool in high-level program. Their relation is represented as “ $M_T \Downarrow_r T \setminus \{t\}$ ”. We use “ $(M_c, Q) \Downarrow_c (t, \mathcal{K})$ ” to represent the state relation of current thread  $t$  in low- and high-level programs.

The correctness of abstract assembly primitives is defined in terms of *contextual refinement*. We give its formal definition in Def. 1. And we use *event trace refinement* proposed by Liang *et al.* [12].

**Definition 1** (Primitive Correctness).  $C_{\text{as}} \sqsubseteq \Omega$  iff for any  $C, S, \mathbb{S}, \text{pc}$  and **npc**, if  $S \sim \mathbb{S}$ , and  $\text{ProgSafe}(\mathbb{P})$ , then  $P \subseteq \mathbb{P}$  holds. (where  $P = (C \uplus C_{\text{as}}, S, \text{pc}, \text{npc})$ ,  $\mathbb{P} = ((C, \Omega), \mathbb{S})$ , and  $\mathbb{S}.\mathcal{K} = (\_, \text{pc}, \text{npc})$ ).

We use a code heap  $C_{\text{as}}$  to represent the implementations and  $\Omega$  to represent the set of corresponding abstract assembly primitives. The contextual refinement, denoted as  $C_{\text{as}} \sqsubseteq \Omega$ , says that if and only if for any client code (or context)  $C$ , low-level program state  $S$ , high-level program state  $\mathbb{S}$ , program counters **pc** and **npc**, if the low- and high-level program states satisfy the state relation  $S \sim \mathbb{S}$  and the high-level program will never get stuck (shown as  $\text{ProgSafe}(\mathbb{P})$ ), then there is an *event trace refinement* [12], which means that  $P$  produces no more observable behaviors than  $\mathbb{P}$  and is denoted as  $P \subseteq \mathbb{P}$ , between low- and high-level programs.  $\text{ProgSafe}(\mathbb{P})$  is defined formally below:

$$\text{ProgSafe}(\mathbb{P}) ::= \forall \mathbb{P}'. (\mathbb{P} \Longrightarrow^* \mathbb{P}') \implies (\exists \mathbb{P}''. \mathbb{P}' \Longrightarrow \mathbb{P}'')$$

The client code  $C$  is SPARCV8 code, so the high-level code is a pair of  $C$  and  $\Omega$ , and the low-level code is just the union of  $C$  and  $C_{\text{as}}$ , shown as  $(C \uplus C_{\text{as}})$ , because both of  $C$  and  $C_{\text{as}}$  are SPARCV8 code heap:

$$C \uplus C_{\text{as}} ::= C \cup C_{\text{as}} \quad \text{if } \text{dom}(C) \cap \text{dom}(C_{\text{as}}) = \emptyset$$

$$\begin{aligned}
(S, \mathbb{S}, A, w) \models \mathbf{Emp} &::= \mathbb{S}.M = \emptyset \wedge \mathbb{S}.T = \emptyset \wedge S \models \mathbf{emp} \\
(S, \mathbb{S}, A, w) \models p &::= S \models p \wedge \mathbb{S}.M = \emptyset \wedge \mathbb{S}.T = \emptyset \\
(S, \mathbb{S}, A, w) \models \hat{\mathbf{r}}\mathbf{n} \mapsto v &::= \mathbb{S}.\mathcal{K}.\mathcal{Q}.\mathcal{R}(\hat{\mathbf{r}}\mathbf{n}) = v \wedge (S, \mathbb{S}, A, w) \models \mathbf{Emp} \\
(S, \mathbb{S}, A, w) \models l \mapsto v &::= \mathbb{S}.M = \{l \rightsquigarrow v\} \wedge \mathbb{S}.T = \emptyset \wedge S \models \mathbf{emp} \\
(S, \mathbb{S}, A, w) \models \mathbf{t} \rightsquigarrow_c \mathcal{K} &::= \mathbb{S}.T \setminus \{\mathbf{t}\} = \emptyset \wedge \mathbb{S}.\mathbf{t} = \mathbf{t} \wedge \mathbb{S}.\mathcal{K} = \mathcal{K} \wedge \mathbb{S}.M = \emptyset \wedge S \models \mathbf{emp} \\
(S, \mathbb{S}, A, w) \models \mathbf{t} \rightsquigarrow_r \mathcal{K} &::= \mathbb{S}.T = \{\mathbf{t} \rightsquigarrow \mathcal{K}\} \wedge \mathbb{S}.M = \emptyset \wedge \mathbf{t} \neq \mathbb{S}.\mathbf{t} \wedge S \models \mathbf{emp} \\
(S, \mathbb{S}, A, w) \models \langle A \rangle &::= A = A' \wedge (S, \mathbb{S}, A, w) \models \mathbf{Emp} \\
(S, \mathbb{S}, A, w) \models \blacklozenge(w') &::= w' \leq w \wedge (S, \mathbb{S}, A, w) \models \mathbf{Emp} \\
(S, \mathbb{S}, A, w) \models \mathbf{p} \downarrow &::= \exists S'. ((S', \mathbb{S}, A, w) \models \mathbf{p}) \wedge (R', D') \Rightarrow (R, D) \\
&\quad \text{where } S = (M, (R, F), D), S' = (M, (R', F), D') \\
(S, \mathbb{S}, A, w) \models \mathbf{p} * \mathbf{q} &::= \exists S_1, S_2, \mathbb{S}_1, \mathbb{S}_2, w_1, w_2. S = S_1 \uplus S_2 \wedge \mathbb{S} = \mathbb{S}_1 \uplus \mathbb{S}_2 \wedge \\
&\quad w = w_1 + w_2 \wedge (S_1, \mathbb{S}_1, A, w_1) \models \mathbf{p} \wedge (S_2, \mathbb{S}_2, A, w_2) \models \mathbf{q} \\
T_1 \perp T_2 &::= (\text{dom}(T_1) \cap \text{dom}(T_2)) = \emptyset \\
\mathbb{S}_1 \uplus \mathbb{S}_2 &::= \begin{cases} (T_1 \cup T_2, \mathbf{t}, \mathcal{K}, M_1 \cup M_2) & \text{if } T_1 \perp T_2 \wedge M_1 \perp M_2 \wedge \\ & \mathbb{S}_1 = (T_1, \mathbf{t}, \mathcal{K}, M_1) \wedge \mathbb{S}_2 = (T_2, \mathbf{t}, \mathcal{K}, M_2) \\ \text{undefined} & \text{otherwise} \end{cases} \\
(\mathbf{HPrimCom}) \ A &::= \Upsilon(\bar{v}) \mid \perp \quad \frac{\Upsilon(\bar{v})(\mathbb{S})(\mathbb{S}')}{(\Upsilon(\bar{v}), \mathbb{S}) \dashrightarrow (\perp, \mathbb{S}')}
\end{aligned}$$

Fig.18. Semantics of Relation Assertion

#### 4.4 Relational Program Logic for Refinement Verification

$$\begin{aligned}
(\mathbf{RelAsrt}) \ \mathbf{p}, \mathbf{q} &::= p \mid \hat{\mathbf{r}}\mathbf{n} \mapsto v \mid l \mapsto v \mid \mathbf{Emp} \\
&\mid \mathbf{t} \rightsquigarrow_c \mathcal{K} \mid \mathbf{t} \rightsquigarrow_r \mathcal{K} \mid \langle A \rangle \mid \blacklozenge(w) \\
&\mid \mathbf{p} \downarrow \mid \mathbf{p} \wedge \mathbf{q} \mid \mathbf{p} \vee \mathbf{q} \mid \mathbf{p} * \mathbf{q} \mid \dots
\end{aligned}$$

Fig.17. Syntax of Relational Assertion

**Relational Assertion** Fig. 17 gives the *relational* assertion language, and its semantics is given in Fig. 18. The relational assertions are interpreted over relational state  $(S, \mathbb{S}, A, w)$ , which contains the low-level state  $S$ , the high-level state  $\mathbb{S}$ , the abstract assembly primitive command  $A$  defined in Fig. 18, and a word  $w$  recording the number of the tokens. The high-level primitive command  $A$  is either an abstract assembly primitive  $\Upsilon$  parameterized with its arguments  $\bar{v}$ , or a  $\perp$  meaning the primitive has already been executed. The relational assertion  $\mathbf{p}$  reserves original assertion  $p$  describing the low-level state  $S$ .

We define  $\hat{\mathbf{r}}\mathbf{n} \mapsto v$  and  $l \mapsto v$  to describe the state of register file and memory in high-level. The assertion  $\mathbf{Emp}$  says that the high-level memory and thread pool are both empty, and the low-level state satisfies  $\mathbf{emp}$  defined in Fig. 9. The assertion  $\mathbf{t} \rightsquigarrow_c \mathcal{K}$  and  $\mathbf{t} \rightsquigarrow_r \mathcal{K}$  represent the thread local state of current and ready thread respectively. Note that the threads in thread pool are viewed as resources and can be separated by separation conjunction.

The assertion  $\langle A \rangle$  means the current high-level primitive command is  $A$ . And the assertion  $\blacklozenge(w)$  takes a word  $w$ , which can also be separated by separation conjunction, to state that the number of tokens in current state is *no less* than  $w$ . In the introduction of the inference rules following, we use tokens to avoid infinite loops and recursive calls to make sure the termination preserving refinement.

The assertion  $\mathbf{p} \downarrow$  describes the state after executing one step of the delayed writes. Suppose a rela-

tional state  $(S', \mathbb{S}, A, w)$  satisfies the assertion  $\mathfrak{p}$ , where  $S' = (M, (R', F), D')$ , then  $\mathfrak{p} \downarrow$  holds after executing a step of delayed writes  $((R', F') \Rightarrow (R, F))$  from  $S'$ .

### Inference Rules in Relational Program Logic

The code specification  $\hat{\theta}$  and code heap specification  $\Psi$  for refinement verification are defined below :

$$\begin{array}{ll} (\text{valList}) \quad \iota \in \text{list value} & (\text{pAsrt}) \quad \mathfrak{fp}, \mathfrak{fq} \in \text{valList} \rightarrow \text{RelAsrt} \\ (\text{CdSpec}) \quad \hat{\theta} ::= (\mathfrak{fp}, \mathfrak{fq}) & (\text{CdHpSpec}) \quad \Psi ::= \{\mathfrak{f} \rightsquigarrow \hat{\theta}\}^* \end{array}$$

Here,  $\mathfrak{fp}$  and  $\mathfrak{fq}$  are relational assertions parameterized over a list of values  $\iota$ . Fig. 19 shows selected inference rules for refinement verification in our logic. The top rule **WfPrim** verifies the contextual refinement between the code heap  $C_{\text{as}}$  and the corresponding abstract assembly primitive set  $\Omega$ . It requires that each code block specified in  $\Psi$  can be verified with respect to its specification, shown as  $(\vdash C_{\text{as}} : \Psi)$ , and the specification of the implementation of the abstract assembly primitive needs to meet some restrictions, shown as  $\text{wdSpec}(\mathfrak{fp}, \mathfrak{fq}, \Upsilon)$ , which we will discuss in more details following. The inference rules for **jmp** and **call** in relational program logic will consume a token, shown as  $\blacklozenge(1)$ , in order to avoid infinite loops and recursive function calls, because our refinement relation is termination-preserving. The  $\text{wf}(\mathfrak{p}_r)$ , whose definition is omitted here, means there is no sub-term in form of  $(\mathfrak{t} \rightsquigarrow_c \mathcal{K})$ ,  $(\mathfrak{r}\mathfrak{n} \mapsto v)$  and  $\langle A \rangle$  in frame  $\mathfrak{p}_r$ , because the state they described is not separated by separation conjunction  $*$ . The **ABSCSQ** rule allows us to execute the high-level primitive command specified in precondition. The implication  $\mathfrak{p} \Rightarrow \mathfrak{p}'$  is defined below formally:

$$\begin{aligned} & (\mathfrak{p} \Rightarrow \mathfrak{p}') \vee \\ & (\forall S, \mathbb{S}, A, w. ((S, \mathbb{S}, A, w) \models \mathfrak{p}) \Rightarrow \\ & \quad (\exists S', A', w'. ((A, \mathbb{S}) \dashrightarrow^* (A', \mathbb{S}')) \wedge ((S, S', A', w') \models \mathfrak{p}')) \end{aligned}$$

The inference rules for verifying instructions are not presented here, because they are no different from the rules shown in Fig. 11.

**Well-defined Specification.** The  $\text{wdSpec}(\mathfrak{fp}, \mathfrak{fq}, \Upsilon)$  is defined formally in Def. 2. It contains three properties that the specifications need to satisfy, and we explain them in turn in the following.

**Definition 2** (Well-defined Specification).  $\text{wdSpec}(\mathfrak{fp}, \mathfrak{fq}, \Upsilon)$  holds, iff

1. for any  $\bar{v}, \mathbb{S}, \mathbb{S}', \mathbb{S}_r$ . if  $\Upsilon(\bar{v})(\mathbb{S})(\mathbb{S}')$ , and  $\mathbb{S} \perp \mathbb{S}_r$ , then the following holds (where  $\mathfrak{f} = \mathbb{S}'.\mathcal{K}.\mathbb{Q}.\mathbb{R}(\mathfrak{r}_{15})$ ):
  - $\mathbb{S}'.\mathcal{K}.\text{pc} = \mathfrak{f} + 8$ ,  $\mathbb{S}'.\mathcal{K}.\text{npc} = \mathfrak{f} + 12$ ;
  - there exists  $\mathbb{S}'', \mathbb{S}'_r, \Upsilon(\bar{v})(\mathbb{S} \uplus \mathbb{S}_r)(\mathbb{S}'')$ ,  $\mathbb{S}'' = \mathbb{S}' \uplus \mathbb{S}'_r$ , and  $\mathbb{S}_r.T = \mathbb{S}'_r.T$ ,  $\mathbb{S}_r.M = \mathbb{S}'_r.M$ ;
2. for any  $\iota$ , there exists  $\bar{v}$ , such that  $\mathfrak{fp} \iota \Rightarrow (\Upsilon(\bar{v})) * \text{true}$ , and  $\mathfrak{fq} \iota \Rightarrow (\perp) * \text{true}$ ;
3. for any  $\bar{v}, S, \mathbb{S}$ , if  $(S, \mathbb{S}, \_, \_) \in \text{INV}(\Upsilon(\bar{v}), \bar{v})$ , there exists  $\iota, \mathfrak{p}_r$  and  $w$ , such that  $(S, \mathbb{S}, \Upsilon(\bar{v}), w) \models (\mathfrak{fp} \iota * \mathfrak{p}_r)$ ,  $(\mathfrak{fq} \iota * \mathfrak{p}_r) \Rightarrow \text{INV}(\perp, \_)$ , and  $\text{Sta}(\Upsilon(\bar{v}), \mathfrak{p}_r)$  hold.

**First**, the program counters should be equal to  $\mathfrak{f} + 8$  and  $\mathfrak{f} + 12$ , where  $\mathfrak{f}$  is contained in  $\mathfrak{r}_{15}$  register after the execution of abstract assembly primitive. It ensures that the low-level implementation and high-level abstract assembly primitive will return to the same code pointers after executions. We also require that if an abstract assembly primitive can execute safely on a part of program state, it can also execute safely on the whole program state, and additional program state remains unchanged. Here,  $\mathbb{S} \perp \mathbb{S}_r$  is defined formally below:

$$\begin{aligned} \mathbb{S} \perp \mathbb{S}_r & ::= T \perp T' \wedge M \perp M' \wedge \mathfrak{t} = \mathfrak{t}' \wedge \mathcal{K} = \mathcal{K}' \\ & \text{where } \mathbb{S} = (T, \mathfrak{t}, \mathcal{K}, M), \mathbb{S}_r = (T', \mathfrak{t}', \mathcal{K}', M') \end{aligned}$$

**Second**, the abstract assembly primitive should be specified in the precondition, and its execution should be done in the final state. **Third**, there is an *invariant* between low- and high-level programs, holding at the entry of the function. Our logic needs to ensure that such invariant can be reestablished at the exit of function. Such invariant is defined as **INV** formally below:

$$\text{INV}(A, \bar{v}) ::= \{(S, \mathbb{S}, A, w) \mid \mathbb{S} \sim \mathbb{S} \wedge (\exists \mathbb{S}'. (A, \mathbb{S}) \dashrightarrow^* (\perp, \mathbb{S}')) \wedge \text{args}(\mathbb{S}.\mathcal{K}.\mathbb{Q}, \mathbb{S}.M, \bar{v})\}$$

The invariant consists of the state relation between low- and high-level program states, shown as  $S \sim \mathbb{S}$ , and the safe execution of the primitive command, which means that the primitive command  $A$  can execute zero

$\Psi \vdash C_{\text{as}} : \Psi$	<b>(Well-formed Primitive)</b>
$\frac{\vdash C_{\text{as}} : \Psi \quad \text{for all } \mathbf{f} \in \text{dom}(\Omega) : \quad \Psi(\mathbf{f}) = (\mathbf{fp}, \mathbf{fq}) \quad \Omega(\mathbf{f}) = \Upsilon \quad \text{wdSpec}(\mathbf{fp}, \mathbf{fq}, \Upsilon)}{\Psi \vdash C_{\text{as}} : \Omega} \quad (\mathbf{WfPrim})$	
$\vdash C_{\text{as}} : \Psi$	<b>(Well-formed Code Heap)</b>
$\frac{\text{for all } \mathbf{f} \in \text{dom}(\Psi), \iota : \Psi(\mathbf{f}) = (\mathbf{fp}, \mathbf{fq}) \quad \Psi \vdash \{(\mathbf{fp} \ \iota, \mathbf{fq} \ \iota)\} \mathbf{f} : C_{\text{as}}[\mathbf{f}]}{\vdash C_{\text{as}} : \Psi} \quad (\mathbf{WfInt})$	
$\Psi \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \mathbb{I}$	<b>(Well-formed Instruction Sequences)</b>
$\frac{\vdash \{\mathbf{p} \downarrow\} \mathbf{i} \{\mathbf{p}'\} \quad \Psi \vdash \{(\mathbf{p}', \mathbf{q})\} \mathbf{f} + 4 : \mathbb{I}}{\Psi \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \mathbf{i}; \mathbb{I}} \quad (\mathbf{SEQ})$	
$\frac{\mathbf{p} \downarrow \Rightarrow (\mathbf{a} =_a \mathbf{f}') \quad \mathbf{f}' \in \text{dom}(\Psi) \quad \Psi(\mathbf{f}') = (\mathbf{fp}, \mathbf{fq}) \quad \vdash \{\mathbf{p} \downarrow \downarrow\} \mathbf{i} \{\mathbf{p}' * \blacklozenge(1)\} \quad \exists \iota, \mathbf{p}_r. (\mathbf{p}' \Rightarrow \mathbf{fp} \ \iota * \mathbf{p}_r) \wedge (\mathbf{fq} \ \iota * \mathbf{p}_r \Rightarrow \mathbf{q}) \wedge \text{wf}(\mathbf{p}_r)}{\Psi \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \text{jmp } \mathbf{a}; \mathbf{i}} \quad (\mathbf{JMP})$	
$\frac{\mathbf{f}' \in \text{dom}(\Psi) \quad \Psi(\mathbf{f}') = (\mathbf{fp}, \mathbf{fq}) \quad \Psi \vdash \{(\mathbf{p}', \mathbf{q})\} \mathbf{f} + 8 : \mathbb{I} \quad \mathbf{p} \downarrow \Rightarrow (\mathbf{r}_{15} \mapsto \_) * \mathbf{p}_1 \quad \vdash \{(\mathbf{r}_{15} \mapsto \mathbf{f} * \mathbf{p}_1) \downarrow\} \mathbf{i} \{\mathbf{p}_2 * \blacklozenge(1)\} \quad \exists \iota, \mathbf{p}_r. (\mathbf{p}_2 \Rightarrow \mathbf{fp} \ \iota * \mathbf{p}_r) \wedge (\mathbf{fq} \ \iota * \mathbf{p}_r \Rightarrow \mathbf{p}') \wedge (\mathbf{fq} \ \iota \Rightarrow \mathbf{r}_{15} = \mathbf{f}) \wedge \text{wf}(\mathbf{p}_r)}{\Psi \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \text{call } \mathbf{f}'; \mathbf{i}; \mathbb{I}} \quad (\mathbf{CALL})$	
$\frac{\mathbf{p} \downarrow \downarrow \Rightarrow (\mathbf{r}_{15} \mapsto \mathbf{f}') * \mathbf{p}_1 \quad \vdash \{\mathbf{p}_1\} \mathbf{i} \{\mathbf{p}_2\} \quad (\mathbf{r}_{15} \mapsto \mathbf{f}') * \mathbf{p}_2 \Rightarrow \mathbf{q}}{\Psi \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \text{retl}; \mathbf{i}} \quad (\mathbf{RETL})$	
$\frac{\mathbf{p} \Rightarrow \mathbf{p}' \quad \Psi \vdash \{(\mathbf{p}', \mathbf{q}')\} \mathbf{f} : \mathbb{I} \quad \mathbf{q}' \Rightarrow \mathbf{q}}{\Psi \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \mathbb{I}} \quad (\mathbf{ABSCSQ})$	

Fig.19. Selected Inference Rules for Refinement Verification

(if  $A = \perp$ ) or one (if  $A = \Upsilon(\bar{v})$ ) step from the current state, presented as  $\exists \mathbf{S}'. (A, \mathbf{S}) \dashrightarrow^* (\perp, \mathbf{S}')$ , and we use  $\dashrightarrow^*$  to denote zero or one step. Including the safe execution of the primitive command is essential because we can get some knowledge of high-level program state from the safe execution of primitive command  $A$ . For example, if  $\text{INV}(\text{switch}(\text{nil}), \text{nil})$  holds, we know that the location `TaskNew` must save a pointer pointing to a ready thread in thread pool from the safe execution of primitive `switch`. Then we in turn know that the memory location `TaskNew` in low-level state also saves the same pointer from the state relation between low- and

high-level program.

$$\text{INV}(\text{switch}(\text{nil}), \text{nil}) \Rightarrow \exists \mathbf{t}, \mathcal{K}. (\mathbf{t} \rightsquigarrow_r \mathcal{K}) * (\text{TaskNew} \mapsto (\mathbf{t}, 0)) * (\text{TaskNew} \mapsto (\mathbf{t}, 0)) * \text{true}$$

We introduce frame  $\mathbf{p}_r$  for local reasoning, and it should be stable under the execution of the abstract assembly primitive (shown as  $\text{Sta}(\Upsilon(\bar{v}), \mathbf{p}_r)$  defined below).

$$\begin{aligned} \text{Sta}(A, \mathbf{p}_r) &::= \forall S_r, \mathbb{S}_r, \mathbb{S}, \mathbf{S}', w. \\ &((A, \mathbb{S}) \dashrightarrow^* (\perp, \mathbf{S}') \wedge (S_r, \mathbb{S}_r, A, w) \models \mathbf{p}_r \wedge \mathbb{S} \perp S_r) \\ &\Rightarrow \exists \mathbf{S}'_r. \mathbf{S}' \perp \mathbf{S}'_r \wedge (S_r, \mathbf{S}'_r, \perp, w) \models \mathbf{p}_r \end{aligned}$$

#### 4.5 Semantics and Soundness

We first define the simulation relation for instruction sequence. It says  $C_{\text{as}}$  can execute safely from  $S$ , `pc` and `npc` until reaching the end of the current instruction sequence ( $C_{\text{as}}[\text{pc}]$ ), and  $q$  holds if  $C_{\text{as}}[\text{pc}]$  ends

with the return instruction **retl**, and for each step of low-level execution, the high-level program will execute zero or one step. It is formally defined in Def. 3. Here we use “ $\_ \mapsto^n \_$ ” to represent  $n$ -step execution. The  $w$  in simulation records the number of tokens. It will be consumed when meeting **jmp** and **call** instructions, so as to avoid infinite loop and recursive function call and ensure termination preserving, and reset when the high-level abstract assembly primitive executes.

**Definition 3** (Simulation for Instruction Sequence).

$\mathbf{q}; \Psi \models (C_{as}, S, \mathbf{pc}, \mathbf{npc}) \preceq_w (A, \mathbb{S})$  holds if and only if the following are true (we omit the case for **be** here, which is similar to **jmp**):

1. if  $C_{as}(\mathbf{pc}) = \mathbf{i}$  then:
  - there exist  $S', \mathbf{pc}', \mathbf{npc}'$ , such that  $C_{as} \vdash (S, \mathbf{pc}, \mathbf{npc}) \mapsto^2 (S', \mathbf{pc}', \mathbf{npc}')$ ,
  - for any  $S', \mathbf{pc}', \mathbf{npc}'$ , if  $C_{as} \vdash (S, \mathbf{pc}, \mathbf{npc}) \mapsto^2 (S', \mathbf{pc}', \mathbf{npc}')$ , then there exists  $A', \mathbb{S}'$  and  $w'$ , such that:
    - (1) either  $A' = A, \mathbb{S}' = \mathbb{S}$  and  $w' = w$ ;  
or  $(A, \mathbb{S}) \dashrightarrow (A', \mathbb{S}')$ ,
    - (2)  $\mathbf{q}; \Psi \models (C_{as}, S', \mathbf{pc}', \mathbf{npc}') \preceq_{w'} (A', \mathbb{S}')$ .
2. if  $C_{as}(\mathbf{pc}) = \mathbf{jmp} \ a$  then:
  - there exist  $S', \mathbf{pc}', \mathbf{npc}'$ , such that  $C_{as} \vdash (S, \mathbf{pc}, \mathbf{npc}) \mapsto^2 (S', \mathbf{pc}', \mathbf{npc}')$ ,
  - for any  $S', \mathbf{pc}', \mathbf{npc}'$ , if  $C_{as} \vdash (S, \mathbf{pc}, \mathbf{npc}) \mapsto^2 (S', \mathbf{pc}', \mathbf{npc}')$ , then there exists  $\mathbf{fp}, \mathbf{fq}, \iota, A', \mathbb{S}', w', w'' < w'$  and  $\mathbf{p}_r$  such that the following hold:
    - (1)  $\mathbf{npc}' = \mathbf{pc}' + 4, \Psi(\mathbf{pc}') = (\mathbf{fp}, \mathbf{fq})$ ,
    - (2) either  $A' = A, \mathbb{S}' = \mathbb{S}$  and  $w' = w$ ;  
or  $(A, \mathbb{S}) \dashrightarrow (A', \mathbb{S}')$ ,
    - (3)  $(S', \mathbb{S}', A', w'') \models (\mathbf{fp} \ \iota) * \mathbf{p}_r, (\mathbf{fq} \ \iota) * \mathbf{p}_r \Rightarrow \mathbf{q}, \mathbf{wf}(\mathbf{p}_r)$ .
3. if  $C_{as}(\mathbf{pc}) = \mathbf{be} \ f$  then ...
4. if  $C_{as}(\mathbf{pc}) = \mathbf{call} \ f$  then:
  - there exist  $S', \mathbf{pc}', \mathbf{npc}'$ , such that  $C_{as} \vdash (S, \mathbf{pc}, \mathbf{npc}) \mapsto^2 (S', \mathbf{pc}', \mathbf{npc}')$ ,
  - for any  $S', \mathbf{pc}'$  and  $\mathbf{npc}'$ , if  $C_{as} \vdash (S, \mathbf{pc}, \mathbf{npc}) \mapsto^2 (S', \mathbf{pc}', \mathbf{npc}')$ , then there exist  $\mathbf{fp}, \mathbf{fq}, \iota, A', \mathbb{S}', w', w'' < w'$  and  $\mathbf{p}_r$ , such that the following hold:
    - (1)  $\mathbf{npc}' = \mathbf{pc}' + 4, \Psi(\mathbf{pc}') = (\mathbf{fp}, \mathbf{fq})$ ,
    - (2) either  $A' = A, \mathbb{S}' = \mathbb{S}$  and  $w' = w$ ;  
or  $(A, \mathbb{S}) \dashrightarrow (A', \mathbb{S}')$ ,

- (3)  $(S', \mathbb{S}', A', w'') \models (\mathbf{fp} \ \iota) * \mathbf{p}_r, \mathbf{wf}(\mathbf{p}_r)$ ,
- (4) for any  $S_0, \mathbb{S}_0, A_0, w_0$ ,  
if  $(S_0, \mathbb{S}_0, A_0, w_0) \models (\mathbf{fq} \ \iota) * \mathbf{p}_r$ , then  
 $\mathbf{q}; \Psi \models (C_{as}, S_0, \mathbf{pc} + 8, \mathbf{pc} + 12) \preceq_{w_0} (A_0, \mathbb{S}_0)$ ,
- (5)  $(\mathbf{fq} \ \iota) \Rightarrow (\mathbf{r}_{15} = \mathbf{pc})$ .

5. if  $C_{as}(\mathbf{pc}) = \mathbf{retl}$  then :

- there exist  $S', \mathbf{pc}', \mathbf{npc}'$ , such that  $C_{as} \vdash (S, \mathbf{pc}, \mathbf{npc}) \mapsto^2 (S', \mathbf{pc}', \mathbf{npc}')$ ,
- for any  $S', \mathbf{pc}'$  and  $\mathbf{npc}'$ , if  $C_{as} \vdash (S, \mathbf{pc}, \mathbf{npc}) \mapsto^2 (S', \mathbf{pc}', \mathbf{npc}')$ , then there exists  $A', \mathbb{S}'$ , and  $w'$ , such that:
  - (1) either  $A' = A, \mathbb{S}' = \mathbb{S}$  and  $w' = w$ ;  
or  $(A, \mathbb{S}) \dashrightarrow (A', \mathbb{S}')$ ,
  - (2)  $(S', \mathbb{S}', A', w') \models \mathbf{q}, \mathbf{pc}' = S'.Q.R(\mathbf{r}_{15}) + 8$ , and  
 $\mathbf{npc}' = S'.Q.R(\mathbf{r}_{15}) + 12$ .

Then we define the semantics for well-formed instruction sequences and well-formed code heap below.

**Definition 4** (Judgment Semantics).

- $\Psi \models \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \mathbb{I}$  if and only if, for all  $C_{as}, S, \mathbb{S}, A$  and  $w$  such that  $C_{as}[\mathbf{f}] = \mathbb{I}$  and  $(S, \mathbb{S}, A, w) \models \mathbf{p}$ , we have  $\mathbf{q}; \Psi \models (C_{as}, S, \mathbf{f}, \mathbf{f} + 4) \preceq_w (A, \mathbb{S})$ .
- $\models C_{as} : \Psi$  if and only if, for all  $\mathbf{f}, \mathbf{fp}$  and  $\mathbf{fq}$  such that  $\Psi(\mathbf{f}) = (\mathbf{fp}, \mathbf{fq})$ , we have  $\Psi \models \{(\mathbf{fp} \ \iota, \mathbf{fq} \ \iota)\} \mathbf{f} : C_{as}[\mathbf{f}]$  for all  $\iota$ .

Next, we define the simulation for function in Def.

5. It means that if there exists a relational state  $(S, \mathbb{S}, A, w)$  satisfying the precondition  $\mathbf{p}$ , then we have the simulation  $\mathbf{q} \models (C_{as}, S, \mathbf{f}, \mathbf{f} + 4) \preceq_i^0 (A, \mathbb{S})$  defined in Def. 6. The definition of simulation  $\mathbf{q} \models (C_{as}, S, \mathbf{pc}, \mathbf{npc}) \preceq_i^k (A, \mathbb{S})$  carries an index  $i$ , which is used to ensure the termination preserving, and the depth  $k$  of function call, which increases by the **call** instruction and decreases by **retl** (unless  $k = 0$ ). The simulation relation ensures the safe execution of low-level SPARCV8 function and the corresponding high-level abstract assembly primitive.

**Definition 5** (Simulation for Function).

$$(C_{as}, \mathbf{f}) \preceq^{(\mathbf{p}, \mathbf{q})} A ::= \forall S, \mathbb{S}, w. (S, \mathbb{S}, A, w) \models \mathbf{p} \Rightarrow$$

$$\exists i \in \text{Index}. \mathbf{q} \models (C_{as}, S, \mathbf{f}, \mathbf{f} + 4) \preceq_i^0 (A, \mathbb{S})$$

where  $\mathbf{q} \models (C_{as}, S, \mathbf{pc}, \mathbf{npc}) \preceq_i^k (A, \mathbb{S})$  is defined in Def. 6.



**Definition 6.**  $q \models (C_{as}, S, pc, npc) \preceq_i^k (A, \mathbb{S})$  holds if and only if the following are true:

1. if  $C_{as}(pc) \in \{i, \text{jmp } a, \text{be } f\}$ , then:
  - there exists  $S', pc', npc'$ , such that  $(C_{as}, S, pc, npc) \xrightarrow{\tau} (C_{as}, S', pc', npc')$ ;
  - for any  $S', pc', npc'$ , if  $(C_{as}, S, pc, npc) \xrightarrow{\tau} (C_{as}, S', pc', npc')$ , then one of the following holds:
    - (a)  $\exists j < i. q \models (C_{as}, S', pc', npc') \preceq_j^k (A, \mathbb{S})$ ;
    - (b) there exists  $\mathbb{S}', j \in \text{Index}$ , such that  $(A, \mathbb{S}) \dashrightarrow (\perp, \mathbb{S}')$  and  $q \models (C_{as}, S', pc', npc') \preceq_j^k (\perp, \mathbb{S}')$  holds;
2. if  $C_{as}(pc) = \text{call } f$ , then:
  - there exists  $S', pc', npc'$ , such that  $(C_{as}, S, pc, npc) \xrightarrow{\tau}^2 (C_{as}, S', pc', npc')$ ;
  - for any  $S', pc', npc'$ , if  $(C_{as}, S, pc, npc) \xrightarrow{\tau}^2 (C_{as}, S', pc', npc')$ , then one of the following holds:
    - (a)  $\exists j < i. q \models (C_{as}, S', pc', npc') \preceq_j^{k+1} (A, \mathbb{S})$ ;
    - (b) there exists  $\mathbb{S}', j \in \text{Index}$ , such that  $(A, \mathbb{S}) \dashrightarrow (\perp, \mathbb{S}')$  and  $q \models (C_{as}, S', pc', npc') \preceq_j^{k+1} (\perp, \mathbb{S}')$  holds;
3. if  $C_{as}(pc) = \text{retl}$ , then:
  - there exists  $S', pc', npc'$ , such that  $(C_{as}, S, pc, npc) \xrightarrow{\tau}^2 (C_{as}, S', pc', npc')$ ;
  - for any  $S', pc', npc'$ , if  $(C_{as}, S, pc, npc) \xrightarrow{\tau}^2 (C_{as}, S', pc', npc')$ , then there exists  $j \in \text{Index}$ ,  $\mathbb{S}'$  and  $A'$ , such that the following holds:
    - (a) either  $j < i, \mathbb{S}' = \mathbb{S}$  and  $A' = A$ ;  
or  $(A, \mathbb{S}) \dashrightarrow (A', \mathbb{S}')$ ;
    - (b) if  $k = 0$ , then there exists  $w'$ , such that: (where  $f = S'.Q.R(r_{15})$ )  
 $(S', \mathbb{S}', A', w') \models q, A' = \perp,$   
 $pc' = f + 8$ , and  $npc' = f + 12$ ;  
 else  
 $q \models (C_{as}, S', pc', npc') \preceq_j^{k-1} (A', \mathbb{S}')$ .

Then we give the semantics of well-formed primitive in Def. 7.

**Definition 7** (Well-defined Primitive Set Semantics).

$$\begin{aligned} \Psi \models C_{as} : \Omega &::= \forall f \in \text{dom}(\Omega), \iota. \exists \Upsilon, \bar{v}, \mathbb{f}p, \mathbb{f}q. \\ &\quad \text{wdSpec}(\mathbb{f}p, \mathbb{f}q, \Upsilon) \wedge (\mathbb{f}p \iota \Rightarrow \llbracket \Upsilon(\bar{v}) \rrbracket * \text{true}) \\ &\quad \wedge (C_{as}, f) \preceq^{(\mathbb{f}p \iota, \mathbb{f}q \iota)} \Upsilon(\bar{v}) \\ &\quad \text{where } \Omega(f) = \Upsilon, \Psi(f) = (\mathbb{f}p, \mathbb{f}q). \end{aligned}$$

It says that for any high-level abstract assembly primitive in primitive set  $\Omega$ , we can establish a simulation relation defined in Def. 5 between its low-level

implementation in code heap  $C_{as}$  and itself. Theorem 1, whose correctness can be derived from Lemmas 4 and 7, shows the soundness of our logic, which means that the extended program logic can imply the contextual refinement between implementation  $C_{as}$  and abstract assembly primitives  $\Omega$ .

**Soundness Proof.** We show the soundness proof of our logic. We first give Lemma 3 to show that the simulation relation for instruction sequence can compose to the simulation relation for function.

**Lemma 3.** If  $\Psi \models \{(p, q)\} pc : C_{as}[pc]$  and  $\models C_{as} : \Psi$ , then  $(C_{as}, f) \preceq^{(p, q)} A$ .

*Proof.* By the definition of  $(C_{as}, f) \preceq^{(p, q)} A$  (in Def. 5), we need to prove that, for all  $S, \mathbb{S}, w$  and  $A$ :

$$(S, \mathbb{S}, w, A) \models p \implies$$

$$\exists i \in \text{Index}. q \models (C_{as}, S, f, f + 4) \preceq_i^0 (A, \mathbb{S})$$

The index  $i$  can be instantiated as  $(w, 0, |C_{as}[pc]|)$ , where  $|\mathbb{I}|$  means getting the length of instruction sequence  $\mathbb{I}$ . And  $(w, k, |\mathbb{I}|) < (w', k', |\mathbb{I}'|)$  is defined as  $(k$  and  $k'$  are depths of function call):

$$w < w' \vee (w = w' \wedge (k < k' \vee (k = k' \wedge |\mathbb{I}| < |\mathbb{I}'|)))$$

The simulation relation  $q \models (C_{as}, S, f, f + 4) \preceq_i^0 (A, \mathbb{S})$  is defined co-inductively in Def. 6. So, we prove it by co-induction and discuss each case of the simulation respectively.  $\square$

**Lemma 4** (Logic Ensures Simulation).

- $\Psi \vdash \{(p, q)\} f : \mathbb{I} \implies \Psi \models \{(p, q)\} f : \mathbb{I}$
- $\vdash C_{as} : \Psi \implies \models C_{as} : \Psi$
- $\Psi \vdash C_{as} : \Omega \implies \Psi \models C_{as} : \Omega$

*Proof.* We prove each conclusion respectively.

- The well-formed instruction sequence shown as  $\Psi \vdash \{(\mathfrak{p}, \mathfrak{q})\} \mathfrak{f} : \mathbb{I}$  is defined inductively in Fig. 19. We prove it by induction over the derivation of  $\Psi \vdash \{(\mathfrak{p}, \mathfrak{q})\} \mathfrak{f} : \mathbb{I}$ .
- By the definition of  $\vdash C_{as} : \Psi$  (defined in Fig. 19), we get that for all  $\mathfrak{f} \in \text{dom}(\Psi)$ ,  $\iota$ :

$$\Psi(\mathfrak{f}) = (\mathfrak{fp}, \mathfrak{fq}) \quad (\text{g1})$$

$$\Psi \vdash \{(\mathfrak{fp} \iota, \mathfrak{fq} \iota)\} \mathfrak{f} : C_{as}[\mathfrak{f}] \quad (\text{g2})$$

Then we unfold the proof goal  $\models C_{as} : \Psi$  by its definition (in Def. 4). And we need to prove that for all  $\mathfrak{f} \in \text{dom}(\Psi)$ ,  $\iota$ :

$$\Psi(\mathfrak{f}) = (\mathfrak{fp}, \mathfrak{fq}) \quad (\text{g1})$$

$$\Psi \models \{(\mathfrak{fp} \iota, \mathfrak{fq} \iota)\} \mathfrak{f} : C_{as}[\mathfrak{f}] \quad (\text{g2})$$

Because we have already proved that:  $\Psi \vdash \{(\mathfrak{p}, \mathfrak{q})\} \mathfrak{f} : \mathbb{I} \implies \Psi \models \{(\mathfrak{p}, \mathfrak{q})\} \mathfrak{f} : \mathbb{I}$ , we finish the proof by applying this lemma.

- By the definition of  $\Psi \vdash C_{as} : \Omega$  (defined in Fig. 19), the following hold:

$$\vdash C_{as} : \Psi \quad (\text{g1})$$

$$\begin{aligned} &\text{for all } \mathfrak{f} \in \text{dom}(\Psi), \exists \Upsilon, \mathfrak{fp}, \mathfrak{fq}. \\ &\quad \begin{cases} \Psi(\mathfrak{f}) = (\mathfrak{fp}, \mathfrak{fq}), \Omega(\mathfrak{f}) = \Upsilon \\ \text{wdSpec}(\mathfrak{fp}, \mathfrak{fq}, \Upsilon) \end{cases} \quad (\text{g2}) \end{aligned}$$

Since we have proved that  $\vdash C_{as} : \Psi \implies \models C_{as} : \Psi$ , we get that the following holds from (16):

$$\models C_{as} : \Psi \quad (\text{g1})$$

Then, by unfolding  $\Psi \models C_{as} : \Omega$ , we need to prove that for all  $\mathfrak{f} \in \text{dom}(\Omega)$ ,  $\iota$ , there exists  $\Upsilon$ ,  $\bar{v}$ ,  $\mathfrak{fp}$ ,  $\mathfrak{fq}$ , such that:

- $\text{wdSpec}(\mathfrak{fp}, \mathfrak{fq}, \Upsilon)$ ,  $\Omega(\mathfrak{f}) = \Upsilon$ ,  $\Psi(\mathfrak{f}) = (\mathfrak{fp}, \mathfrak{fq})$ ;
- $\mathfrak{fp} \iota \Rightarrow \langle \Upsilon(\bar{v}) \rangle * \text{true}$ ;
- $(C_{as}, \mathfrak{f}) \preceq^{(\mathfrak{fp} \iota, \mathfrak{fq} \iota)} \Upsilon(\bar{v})$ ;

The proof of the first subgoal can be done by assumption (17) directly; the second one can be done according to the definition of  $\text{wdSpec}(\mathfrak{fp}, \mathfrak{fq}, \Upsilon)$  (defined in Def. 2), which requires that the abstract assembly primitive should be specified in the precondition; as for the third one, we first prove that the following holds by (18):

$$\Psi \models \{(\mathfrak{fp} \iota, \mathfrak{fq} \iota)\} \mathfrak{f} : C_{as}[\mathfrak{f}] \quad (\text{g2})$$

Then, we finish the proof by applying Lemma 3 on (19) (18).

□

Then, we give Lemma 7, which says that our simulation for function implies primitive correctness. We introduce a whole program simulation defined in Def. 8 and divide the correctness proof of Lemma 7 into two steps. *First*, we prove that the simulation for function implies the whole program simulation in Lemma 5; *Second*, we prove that the whole program simulation implies the refinement relation between low- and high-level programs in Lemma 6.


**Definition 8** (Whole program simulation). *Whenever  $P \leq^i P'$  holds, the following are true:*

1. if  $P \xrightarrow{\tau} P'$ , then one of the following holds:
  - $\exists j < i. P' \leq^j P$ ; or
  - $\exists j, P'. P \xrightarrow{\tau}^+ P'$ , and  $P' \leq^j P$ ;
2. if  $P \xrightarrow{e} P'$ , then  $\exists j, P'. P \xrightarrow{e}^+ P'$ , and  $P \leq^j P$ ;
3. if  $P \xrightarrow{\tau} \text{abort}$ , then  $P \xrightarrow{\tau}^+ \text{abort}$ .

**Lemma 5.** *If  $\Psi \models C_{as} : \Omega$ ,  $S \sim \mathbb{S}$ ,  $\text{ProgSafe}((C, \Omega), \mathbb{S})$  and  $\mathbb{S}.K = (\_, \text{pc}, \text{npc})$ , then there exists  $i \in \text{Index}$ , such that  $(C \uplus C_{as}, S, \text{pc}, \text{npc}) \leq^i ((C, \Omega), \mathbb{S})$ .*


*Proof.* Since the whole program simulation is defined co-inductively, we prove this lemma by co-induction. We discuss whether the low-level program is executing the command  $c$  in client code  $C$  or the implementations of abstract assembly primitives  $C_{as}$ .

- If  $c \in \text{dom}(C)$ , we use the following figure to illustrate such case:



Since the client code of low- and high-level programs are the same, the high-level will execute the same command  $c$ . We can prove that the state relation, shown as  $S \sim S$  and defined in Sec. 4.3, can be preserved after the execution, shown as  $S' \sim S'$ . So, we establish the simulation relation between low- and high-level programs.

- If  $c \in \text{dom}(C_{\text{as}})$ , we use the following figure to illustrate such case:



The assumption  $\Psi \models C_{\text{as}} : \Omega$  defined in Def. 7 says that each SPARCV8 function has a simulation relation with its corresponding abstract assembly primitive. Such simulation relation (shown as  $\preccurlyeq$  in the above figure) ensures that for each step of low-level execution, the high-level program will execute zero or one step. So we establish the simulation relation between low- and high-level programs.

The assumption  $\text{ProgSafe}((C, \Omega), S)$  makes sure that the client code doesn't include instruction **save**, **restore** and **wr**, because we do not give semantics to them in high-level as explained in Sec. 4.1.  $\square$

**Lemma 6.**  $P \leq^i P \implies P \subseteq P$

**Lemma 7** (Simulation Implies Primitive Correctness).

$$\Psi \models C_{\text{as}} : \Omega \implies C_{\text{as}} \sqsubseteq \Omega$$

*Proof.* By the definition of  $C_{\text{as}} \sqsubseteq \Omega$  (in Def. 1), we need to prove that for any  $S, S, C, \text{pc}$  and  $\text{npc}$ :

$$(S \sim S \wedge \text{ProgSafe}((C, \Omega), S) \wedge S.\mathcal{K} = (\_, \text{pc}, \text{npc})) \\ \implies (C \uplus C_{\text{as}}, S, \text{pc}, \text{npc}) \subseteq ((C, \Omega), S)$$

Here, the  $C$  is the client code, and  $S$  and  $S$  represent the initial states of low- and high-level program respectively. By Lemma 5, we know there exists  $i \in \text{Index}$ , such that:

$$(C \uplus C_{\text{as}}, S, \text{pc}, \text{npc}) \leq^i ((C, \Omega), S) \quad (20)$$

By applying Lemma 6 on (20), the proof is done.  $\square$

**Theorem 1** (Logic Soundness).

$$\Psi \vdash C_{\text{as}} : \Omega \implies C_{\text{as}} \sqsubseteq \Omega$$

*Proof.* The soundness proof can be done by applying Lemma 4 and 7.  $\square$

## 5 Verifying Context Switch Routine

We apply our program logic to verify that a context switch routine implemented in SPARCV8, which saves the current task's context and restores the new task's context, contextually refines the **switch** primitive defined in Sec. 4.1. Fig. 20 shows the structure of the code.




Fig.20. The Structure of Context Switch Routine

- **SwitchEntry** is the entry of the context switch routine. It saves the **local** and **in** registers of current window into stack (in memory), and calls **reg\_save** to save other registers into TCB.

- **Save\_UsedWindows** saves the register windows (except the current one) into the current task's stack in memory.
- **Switch\_NewContext** restores the general registers from the new task's TCB (by calling **reg\_restore**) and its stack in memory respectively. Then it sets the new task as the current one.

The main complexity of the verification lies in the code that manages the register window. To save all the used register windows, **Save\_UsedWindows** repetitively restores the next window into general registers (as the current window) and then saves them into memory, until all the windows are saved.

**Specification.** Below we give the pre- and post-conditions ( $a_{pre}$  and  $a_{post}$ ) of the verified module. Each of them takes 6 arguments, the id of the current task  $t_c$ , the id of the new task  $t_n$ , the values  $env$  of general registers and other register windows saving contexts, the new task's context  $nst$  to be restored, and the thread local state  $\mathcal{K}_c$  of current task and  $\mathcal{K}_n$  of the new task.

$$\begin{aligned}
a_{pre}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) &::= \\
&\text{Env}(env) * (\text{TaskNew} \Rightarrow (t_n, 0)) * \blacklozenge(10) * \\
&\text{CurT}(t_c, \_, env, \mathcal{K}_c) * \text{RdyT}(t_n, nst, \mathcal{K}_n) * (\text{switch}(\text{nil})) \\
a_{post}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) &::= \\
&\exists env', \mathcal{K}'. \text{Env}(env') * (\text{TaskNew} \Rightarrow (t_n, 0)) * \\
&(\text{CurT}(t_n, nst, env', \mathcal{K}') \wedge \text{p\_env}(env') = nst) * \\
&\text{RdyT}(t_c, \text{p\_env}(env), \mathcal{K}_c) * (\perp)
\end{aligned}$$

In the specification, we use  $\text{Env}(env)$  to specify the values of general registers and the register windows. We describe the state of the current task using  $\text{CurT}(t_c, \_, env, \mathcal{K}_c)$ . It describes the memory of current task's TCB and stack for saving contexts in low-level, the thread local state  $\mathcal{K}_c$  in high-level, and the state relation between the current thread  $t_c$  in low- and high-level. Similarly,  $\text{RdyT}(t_n, nst, \mathcal{K}_n)$  describes states of new task  $t_n$  in low- and high-level programs

and their relation. The memory location **TaskNew** records the identifier of the new task  $t_n$ . And we use  $\text{TaskNew} \Rightarrow (t_n, 0)$  to denote that **TaskNew** saves  $(t_n, 0)$  in both low- and high-level memory.

$$l \Rightarrow v ::= (l \mapsto v) * (l \mapsto v)$$

The precondition takes ten tokens ( $\blacklozenge(10)$ ). As we have explained, verifying instruction **call** and **jmp** will consume a token. So, verifying function call **reg\_save** and **reg\_restore** will both consume a token. And **Save\_Usedwindows**, which saves the context of each previous window into memory repetitively until the invalid one, will execute at most eight times, because the upper bound of the number of windows is eight. So, ten tokens is sufficient (two for **reg\_save** and **reg\_restore**, and eight for **Save\_Usedwindows**).

If we compare  $a_{pre}$  and  $a_{post}$ , we can see that  $t_n$  becomes the current task ( $\text{CurT}(t_n, nst, env', \mathcal{K}')$ ), and its general registers and stack, specified by  $\text{Env}(env')$ , are loaded from the saved context  $nst$  (i.e.  $\text{p\_env}(env') = nst$ ). Here  $\text{p\_env}(env')$  refers to the part of the environment that we want to save or restore as context. Correspondingly,  $t_c$  becomes a non-current-thread, and part of its environment  $env$  at the entry of the context switch is saved, as specified by  $\text{RdyT}(t_c, \text{p\_env}(env), \mathcal{K}_c)$ . The execution of **switch** should be done in the final state. We use  $\mathcal{K}'$  to represent the thread local state of  $t_n$  instead of  $\mathcal{K}_n$  in the final state, because the execution of **switch** will modify the program counters in  $\mathcal{K}_n$ .

**Proof outline** We show how to use our relational program logic defined in Fig. 19 to verify the correctness of the context switch routine. We first instantiate the set of abstract assembly primitives (21) and the code heap specification (22) below:

$$\Omega ::= \{\text{SwitchEntry} \rightsquigarrow \text{switch}\} \quad (21)$$

$$\Psi ::= \{\text{SwitchEntry} \rightsquigarrow (a_{pre}, a_{post}), \\ \text{reg\_save} \rightsquigarrow (fp_{rs}, fq_{rs}), \\ \text{reg\_restore} \rightsquigarrow (fp_{rr}, fq_{rr}) \\ \text{Save\_Usedwindows} \rightsquigarrow (fp_{su}, fq_{su}), \\ \text{Switch\_NewContext} \rightsquigarrow (fp_{sn}, fq_{sn})\} \quad (22)$$

The set of abstract assembly primitive  $\Omega$  contains only one abstract assembly primitive `switch`. And the code heap specification  $\Psi$  contains the specifications of each code block. We use  $(fp_{rs}, fq_{rs})$ ,  $(fp_{rr}, fq_{rr})$ ,  $(fp_{su}, fq_{su})$  and  $(fp_{sn}, fq_{sn})$  to represent the specifications of `reg_save`, `reg_restore`, `Save_Usedwindows` and `Switch_NewContext` respectively. Since the post-condition in our logic specifies the state when the *current function returns*, the specification of `SwitchEntry` is  $(a_{pre}, a_{post})$ .

First, we prove that the specification of context switch routine is well-defined in Lemma 8.

**Lemma 8.**  $\text{wdSpec}(a_{pre}, a_{post}, \text{switch})$

*Proof.* By the definition of  $\text{wdSpec}$  (defined in Def. 2), we need to prove the following:

- for any  $\bar{v}, S, S', S_r$ . if  $\text{switch}(\bar{v})(S)(S')$ , and  $S \perp S_r$ , then the following holds :

- $S'.\mathcal{K}.\text{pc} = \mathbf{f} + 8$ ,  $S'.\mathcal{K}.\text{npc} = \mathbf{f} + 12$  (where  $S'.\mathcal{K}.\mathbb{Q}.\mathbb{R}(\mathbf{r}_{15}) = \mathbf{f}$ );
- there exists  $S'', S'_r$ ,  $\text{switch}(\bar{v})(S \uplus S_r)(S'')$ ,  $S'' = S' \uplus S'_r$ , and  $S_r.T = S'_r.T$ ,  $S_r.M = S'_r.M$ ;

Prove by the definition of `switch`, which ensures that, in the final state, the program counters will point to the correct pointers and the threads and memory in  $S_r$  remain unchanged, because the execution of `switch` only accesses the current and new tasks in thread pool and the location `TaskNew` in memory.

- for any  $t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n$ ,
  - $a_{pre}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) \Rightarrow \langle \text{switch} \rangle * \text{true}$ ;
  - $a_{post}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) \Rightarrow \langle \perp \rangle * \text{true}$ ;

Prove by the definition of  $a_{pre}$  and  $a_{post}$ .

- for any  $\bar{v}, S, S$ , if  $(S, S, \_, \_) \in \text{INV}(\text{switch}(\bar{v}), \bar{v})$ , then there exists  $t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n, p_r$  and  $w$ , such that:
  - $(S, S, \text{switch}(\bar{v}), w) \models a_{pre}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) * p_r$ ;
  - $(a_{post}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) * p_r) \Rightarrow \text{INV}(\perp, \_)$ ;
  - $\text{Sta}(\text{switch}(\bar{v}), p_r)$ .

Prove by the definitions of  $a_{pre}$  and  $a_{post}$ . They specify the states of task  $t_c$  and  $t_n$  and memory location `TaskNew` in low- and high-level. And we define the frame  $p_r$  to depict the state of the remaining tasks and memory (excluding tasks  $t_c$ ,  $t_n$ , and memory location `TaskNew`) in low- and high-level. Then, we can prove that the state relation between low- and high-level holds at the entry and exit of the context switch routine. Since the execution of `switch` only accesses the current and new tasks in thread pool, and the memory location `TaskNew`, the threads and memory specified in assertion  $p_r$  remain unchanged in the final state and  $p_r$  keeps stable ( $\text{Sta}(\text{switch}, p_r)$ ).  $\square$

We use  $C_{\text{switch}}$  to represent the code heap storing the code of context switch routine, which includes the code blocks `SwitchEntry`, `reg_save`, `reg_restore`, `Save_Usedwindows` and `Switch_NewContext`. We prove that the  $C_{\text{switch}}$  is well-defined in Lemma 9.

**Lemma 9.**  $\vdash C_{\text{switch}} : \Psi$

*Proof.* The code heap specification  $\Psi$  have been defined in (22). We unfold  $\vdash C_{\text{switch}} : \Psi$  according to its definition (in Fig. 19). And we need to prove that for any  $\iota_1, \iota_2, \iota_3, \iota_4$  and  $\iota_5$ , the following hold (we use  $f_{se}, f_{rs}, f_{rr}, f_{su}$  and  $f_{sn}$  to represent the starting labels of `SwitchEntry`, `reg_save`, `reg_restore`, `Save_Usedwindows` and `Switch_NewContext` below):

$$\Psi \vdash \{(a_{pre} \iota_1, a_{post} \iota_1)\} f_{se} : C_{\text{switch}}[f_{se}] \quad (\text{g-wfse})$$

$$\begin{aligned}
\Psi \vdash \{(\text{fp}_{rs} \ \iota_2, \text{fq}_{rs} \ \iota_2)\} \ \mathbf{f}_{rs} : C_{\text{switch}}[\mathbf{f}_{rs}] & \quad (\text{g-wfrs}) \\
\Psi \vdash \{(\text{fp}_{rr} \ \iota_3, \text{fq}_{rr} \ \iota_3)\} \ \mathbf{f}_{rr} : C_{\text{switch}}[\mathbf{f}_{rr}] & \quad (\text{g-wfrr}) \\
\Psi \vdash \{(\text{fp}_{su} \ \iota_4, \text{fq}_{su} \ \iota_4)\} \ \mathbf{f}_{su} : C_{\text{switch}}[\mathbf{f}_{su}] & \quad (\text{g-wfsu}) \\
\Psi \vdash \{(\text{fp}_{sn} \ \iota_5, \text{fq}_{sn} \ \iota_5)\} \ \mathbf{f}_{sn} : C_{\text{switch}}[\mathbf{f}_{sn}] & \quad (\text{g-wfsn})
\end{aligned}$$




Fig.21. Point doing refinement reasoning

The correctness proof from (g-wfse) to (g-wfsn) can be done by applying the inference rules for code block shown in Fig. 19. We can choose any place to apply **ABSCSQ** rule to execute primitive **switch**. Here, we apply **ABSCSQ** rule in verifying the code block **Switch\_NewContext** (g-wfsn), when context switch routine returns, as shown in Fig. 21. In Fig. 21, we use the solid circle to represent the point applying **ABSCSQ** rule, and after the execution of **switch**, the state relation between low- and high-level can be reestablished and we use solid line to represent that such relation holds in Fig. 21.  $\square$

**Theorem 2** (Context Switch Routine Correctness).  $\Psi \vdash C_{\text{switch}} : \Omega$ .

*Proof.* By the definition of  $\Psi \vdash C_{\text{switch}} : \Omega$ , where  $\Omega$  and  $\Psi$  are defined in (21) and (22) respectively, we prove the following:

- $\vdash C_{\text{as}} : \Psi$ . Prove by applying Lemma 9.
- $\text{wdSpec}(a_{\text{pre}}, a_{\text{post}}, \text{switch})$ . Prove by applying Lemma 8.

$\square$

This part of work has not been mechanized in Coq. In our conference paper, we show that we apply our logic that do not support refinement verification to verify the main body of the context switch routine in

a realistic embedded OS kernel for aerospace crafts, which consists of around 250 lines of SPARCv8 code, by 6690 lines of Coq proof scripts. Here, the context switch routine verified by applying our relational program logic is a simplified version of context switch routine, which omits some details like judging whether the current thread is a valid thread. Verifying that each code block is well-defined by applying the inference rules in our new logic is no different from the previous proof work. The additional proof effort includes: (1) proving that the specification of context switch routine is well-defined (presented in Lemma 8); (2) applying **ABSCSQ** rule to execute primitive **switch** and proving that the state relation between low- and high-level programs can be reestablished in verifying code block **Switch\_NewContext**, when context switch routine returns (as noted in the proof of Lemma 9).

We present more details of proof in TR [8].

## 6 Related Work and Conclusion

There has been much work on assembly or machine code verification. Most of them do not support function calls or simply treat function calls in the continuation-passing style where return addresses are viewed as first class code pointers [13, 14, 15, 16, 17, 18, 19]. SCAP [7] supports assembly code verification with various stack-based control abstractions, including function call and return. We follow the same idea here. However, SCAP gives a syntactic-based soundness proof by establishing the preservation of the syntactic judgment, which makes it difficult to interact with other modules verified in different logic. Since our goal is to verify inline assembly and link the verified code with the verified C programs, we give a direct-style semantic model of the logic judgments. And it allows us to extend our program logic to support verifying contextual refinement without much challenges. Also SCAP is based on a sim-

plified subset of assembly instructions, while our work is focused on a realistically modeled subset of SPARCV8 instructions.

In terms of the support of realistic instruction sets, previous work on proof-carrying code (PCC) and typed assembly language (TAL) mostly supports subsets of x86. Myreen’s work [20] presents a framework for ARM verification based on a realistic model (but it doesn’t support function call and return).

As part of the Foundational Proof-Carrying Code (FPCC) project [14], Tan and Appel present a program logic  $\mathcal{L}_c$  for reasoning about control flow in assembly code [19]. Although  $\mathcal{L}_c$  is implemented on top of the SPARC machine language, the underlying logic is a type system instead of a full-blown program logic for functional correctness. It reasons about functions in the continuation-passing style. Also handling SPARC features such as delayed writes or delayed control transfers is not the focus of  $\mathcal{L}_c$ . There has been work on mechanized semantics of the SPARCV8 ISA. Hou *et al.* [21] model the SPARCV8 ISA in Isabelle/HOL, and test their formal model against LENON3 simulation board, which is a synthesizable VHDL model of a 32-bit processor compliant with the SPARCV8 architecture, through more than 100,000 instruction instances. Wang *et al.* [10] formalize its semantics in Coq. Our operational semantics of SPARCV8 follows Wang *et al.* [10]. Since neither Wang *et al.* nor we validate the formalization against actual hardware, this remains as future work.

Ni *et al.* [22] verify a context switch module of 19 lines in x86 code to showcase the support of embedded code pointers (ECP) in XCAP [18]. We use our program logic to verify the contextual refinement between a context switch routine in SPARCV8 and `switch` primitive. The context switch routine implemented in SPARCV8 that we verified is more complicated than im-

plemented in x86, because of the requirement to save the contexts stored in register window in memory.

Yang and Hawblitzel [23] verify Verve, an x86 implementation of an experimental operating system. Verve has two levels, the high-level TAL code and the low-level “Nucleus” that provides primitive access to hardware and memory. The Nucleus code is verified automatically using the Z3 SMT solver, while the goal of our work is to generate machine checkable proofs. Another key difference is the use of different ISAs. Here we give details to verify specific features of SPARCV8 programs.

There have been many techniques and tools proposed for automated program verification (*e.g.* [24, 25]). It is possible to adapt them to verify SPARCV8 code. We propose a new program logic and do the verification in Coq mainly because the work is part of a big project for a fully certified OS kernel for aerospace crafts whose inline assembly is written in SPARCV8. We already have a program logic implemented in Coq for C programs, which allows us to verify C code with Coq proofs. Therefore we want to have a program logic for SPARCV8 so that it can be linked with the correctness proof of C and can generate machine-checkable Coq proofs too. That said, many of the automated verification techniques can be applied to reduce the manual efforts to write Coq proofs, which we would like to study in the future work.

**Conclusion and future work.** We present a relational program logic for SPARCV8. Our logic is based on a realistic semantics model and supports the main features of SPARCV8, including delayed control transfer, delayed writes, and register windows. It also supports modular reasoning of function calls in a direct-style and refinement verification. We apply our logic to verify that there is a contextual refinement between the

context switch routine implemented in SPARCV8 and the switch primitive for task switching.

Our current work can only handle sequential SPARCV8 program verification and do not consider interrupts in the machine model. We would like to extend it for concurrency verification and finish the step ① shown in Fig. 2 in the future. The step ① says that the compilation ensures that the behaviors of the Pseudo-SPARCV8 code calling abstraction assembly primitives in intermediate level refine the behaviors of the client C code calling abstract assembly primitives in the source level. We also consider automating the reasoning for certain parts with Coq tactics [26] or automatic provers like Z3 [27] to reduce the required human effort in the verification work in the future.

## References

- [1] Linux v2.6.17.10. <https://elixir.bootlin.com/linux/v2.6.17.10/source/arch>.
- [2] Fengwei Xu, Ming Fu, Xinyu Feng, Xiaoran Zhang, Hui Zhang, and Zhaohui Li. A practical verification framework for preemptive os kernels. In *CAV*, pages 59–79, July 2016.
- [3] Gerwin Klein, Kevin Elphinstone, Gernot Heiser, June Andronick, David Cock, Philip Derrin, Dhammika Elkaduwe, Kai Engelhardt, Rafal Kolanski, Michael Norrish, Thomas Sewell, Harvey Tuch, and Simon Winwood. seL4: Formal verification of an OS Kernel. In *SOSP*, pages 207–220, Oct 2009.
- [4] Ronghui Gu, Jérémie Koenig, Tahina Ramananandro, Zhong Shao, Xiongnan (Newman) Wu, Shu-Chun Weng, Haozhong Zhang, and Yu Guo. Deep specifications and certified abstraction layers. In *POPL*, pages 595–608, Jan 2015.
- [5] SPARC. <https://gaisler.com/doc/sparcv8.pdf>.
- [6] Junpeng Zha, Xinyu Feng, and Lei Qiao. Modular Verification of SPARCV8 Code. In *APLAS*, pages 245–263, December 2018.
- [7] Xinyu Feng, Zhong Shao, Alexander Vaynberg, Sen Xiang, and Zhaozhong Ni. Modular Verification of Assembly Code with Stack-Based Control Abstractions. In *PLDI*, June 2006.
- [8] Technical report and Coq implementations. <https://github.com/jpzha/VeriSparc>.
- [9] Xavier Leroy and Sandrine Blazy. Formal verification of a C-like memory model and its uses for verifying program transformations. *Journal of Automated Reasoning*, 41(1):1–31, July 2008.
- [10] Jiawei Wang, Ming Fu, Lei Qiao, and Xinyu Feng. Formalizing SPARCV8 Instruction Set Architecture in Coq. In *SETTA*, Oct 2017.
- [11] J.C. Reynolds. Separation logic: A logic for shared mutable data structures. July 2002.
- [12] Hongjin Liang, Xinyu Feng, and Zhong Shao. Compositional verification of termination-preserving refinement of concurrent programs. In *LICS*, July 2014.
- [13] George C. Necula and Peter Lee. Safe kernel extensions without run-time checking. In *Proc. 2nd USENIX Symp. on Operating System Design and Impl*, pages 229–243, 1996.
- [14] Andrew W. Appel. Foundational proof-carrying code. In *Proc. 16th Annual IEEE Symposium on Logic in Computer Science*, pages 85–97, Jan 1998.
- [15] Greg Morrisett, Karl Cray, Neal Glew, Dan Grossman, Richard Samuels, Frederick Smith, David Walker, Stephanie Weirich, and Steve Zdancewic. Talx86: A realistic typed assembly language. In *1999 ACM SIGPLAN Workshop on Compiler Support for System Software*, pages 25–35, May 1996.
- [16] Greg Morrisett, David Walker, Karl Cray, and Neal Glew. From System F to typed assembly language. In *POPL*, pages 85–97, Jan 1998.
- [17] Dachuan Yu, A. Hamid Nadeem, and Zhong Shao. Building certified libraries for PCC : Dynamic storage allocation. *Science of Computer Programming*, 50(1-3):101–127, Mar 2004.
- [18] Zhaozhong Ni and Zhong Shao. Certified assembly programming with embedded code pointers. In *POPL*, pages 320–333, 2006.
- [19] Gang Tan and Andrew W. Appel. A compositional logic for control flow. In *VMCAI*, Jan 2006.
- [20] Magnus O. Myreen and Michael J.C. Gordon. Hoare logic for realistically modelled machine code. In *Proc. 13th International Conference on Tools and Algorithms for Construction and Analysis of Systems*, 2007.
- [21] Hou Zhe, David Sanan, Alwen Tiu, Yang Liu, and Koh Chuen Hoa. An Executable Formalisation of the SPARCV8 Instruction Set Architecture: A Case Study for the LEON3 Processor. In *FM*, 2016.
- [22] Zhaozhong Ni, Dachuan Yu, and Zhong Shao. Using XCAP to Certify Realistic Systems code: Machine context management. In *TPHOLs*, Sept 2007.



- [23] Jean Yang and Chris Hawblitzel. Safe to the last instruction: Automated verification of a type-safe operating system. In *PLDI*, pages 99–110, 2010.
- [24] Josh Berdine, Cristiano Calcagno, and Peter W. O’Hearn. Symbolic execution with separation logic. In *APLAS*, 2005.
- [25] Josh Berdine, Cristiano Calcagno, and Peter W. O’Hearn. Smallfoot: Modular automatic assertion checking with separation logic. In *FMCO*, 2005.
- [26] Jingyuan Cao, Ming Fu, and Xinyu Feng. Practical tactics for verifying c programs in coq. In *CPP*, pages 97–108, January 2015.
- [27] Z3. <https://github.com/Z3Prover/z3>.

## A More about High-level Instructions Execution

We give some supplements about the execution of high-level instructions. As we have explained in Sec. 4.1, the register windows and delayed buffer in pyhsical SPARCV8 program state are omitted in high-level Pseudo-SPARCV8 program state. So, we do not define state transtion rules for instructions **save**, **restore**, **rd**, and **wr**. The instruction transition rules for the rest of instructions, like **ld** and **add**, have no much difference with the rules in pyhsical SPARCV8 program.

$$\frac{\llbracket \mathbf{a} \rrbracket_{\mathbb{R}} = l \quad M(l) = v \quad \mathbb{R}' = \mathbb{R} \{ \mathbf{r}_d \rightsquigarrow v \}}{\mathbf{exec}(\mathbf{ld} \ \mathbf{a} \ \mathbf{r}_d, ((\mathbb{R}, \mathbb{F}), M), ((\mathbb{R}', \mathbb{F}), M))}$$

$$\frac{\mathbb{R}(\mathbf{r}_s) = v_1 \quad \llbracket \mathbf{o} \rrbracket_{\mathbb{R}} = v_2 \quad \mathbf{r}_d = \text{dom}(\mathbb{R}) \quad \mathbb{R}' = \mathbb{R} \{ \mathbf{r}_d \rightsquigarrow v \}}{\mathbf{exec}((\mathbf{add} \ \mathbf{r}_s, \mathbf{o}, \mathbf{r}_d, ((\mathbb{R}, \mathbb{F}), M)), ((\mathbb{R}', \mathbb{F}), M))}$$

Fig.A1. Transition rules for instructions **ld** and **add** in high-level

We show the state transition rules for instructions **ld** and **add** in high-level in Fig. A1. The register file updating operation is defined formally below :

$$\mathbb{R} \{ \hat{\mathbf{r}} \rightsquigarrow v \} ::= \mathbb{R} \{ \hat{\mathbf{r}} \rightsquigarrow v \} \quad \text{where } \hat{\mathbf{r}} \notin \{ \% \mathbf{sp}, \% \mathbf{fp} \}$$

According to the definition, we can find that updating the register **%sp** (alias of **r<sub>14</sub>**), which is used to point to the top of the current stack frame, and **%fp** (alias of **r<sub>14</sub>**), which is used to point to the top of the previous stack frame is not allowed. Only the execution of instructions **Psave**, which is used to allocate a new stack frame, and **Prestore**, which is used to free the current stack frame, can modify them. The evaluation of the opand and address expression in high-level is defined formally below :

$$\llbracket \mathbf{o} \rrbracket_{\mathbb{R}} ::= \begin{cases} R(r) & \text{if } \mathbf{o} = r \\ w & \text{if } \mathbf{o} = w, \\ & -4096 \leq w \leq 4095 \\ \perp & \text{otherwise} \end{cases} \quad \llbracket \mathbf{a} \rrbracket_{\mathbb{R}} ::= \begin{cases} \llbracket \mathbf{o} \rrbracket_{\mathbb{R}} & \text{if } \mathbf{a} = \mathbf{o} \\ v_1 + v_2 & \text{if } \mathbf{a} = \mathbf{r} + \mathbf{o}, \mathbb{R}(\mathbf{r}) = v_1 \\ & \text{and } \llbracket \mathbf{o} \rrbracket_{\mathbb{R}} = v_2 \\ \perp & \text{otherwise} \end{cases}$$

The “**Psave** *w*” can be viewed as a macro of “**save** **%sp**, *-w*, **%sp**”, and “**Prestore**” can be viewed as a marco of “**restore** **%g<sub>0</sub>**, **%g<sub>0</sub>**, **%g<sub>0</sub>**”.

Fig. A2 gives a simple comparision with the realistic SPARCV8 code and our Pseudo SPARCV8 code in high-level. Fig. A2 (a) is the realistic SPARCV8 code. It uses instruction “**save** **%sp**, *-128*, **%sp**” to store the caller’s context and allocate a new stack frame size 128 bytes for the current procedure, and use instruction “

<b>save</b>	<b>%sp, -128, %sp</b>	<b>Psave</b>	<b>128</b>
<b>add</b>	<b>%i<sub>0</sub>, %i<sub>1</sub>, %i<sub>0</sub></b>	<b>add</b>	<b>%i<sub>0</sub>, %i<sub>1</sub>, %i<sub>0</sub></b>
<b>ret</b>		<b>ret</b>	
<b>restore</b>	<b>%g<sub>0</sub>, %g<sub>0</sub>, %g<sub>0</sub></b>	<b>Prestore</b>	
	(a)		(b)

Fig.A2. Realistic SPARCV8 Code and Pseudo-SPARCV8 Code

**restore %g<sub>0</sub>, %g<sub>0</sub>, %g<sub>0</sub>** ” to restore the caller’s context at the exitance of the current procedure. Fig. A2 (b) is the same function in Pseudo-SPARCV8 code, and we can find that the instructions that is responsible for saving and restoring the context of caller is replaced by “**Psave 128**” and “**Prestore**”.

## B More about Low-level Language

The machine states and syntax low-level SPARCV8 language (defined in Fig. A3) are taken from the model of SPARCV8 defined in Fig. 3. So, we omit some definitions, like **RegName** and **DelayCycle**, which are same as ones defined in Fig. 3 here.

(LProg) <b>P</b> ::= ( <b>C</b> , <b>S</b> , <b>pc</b> , <b>npc</b> )	(LState) <b>S</b> ::= ( <b>M</b> , <b>Q</b> , <b>D</b> )
(LRstate) <b>Q</b> ::= ( <b>R</b> , <b>F</b> )	(LRegFile) <b>R</b> ::= <b>RegName</b> $\rightarrow$ <b>Val</b>
(LFrmList) <b>F</b> ::= nil   <b>fm</b> :: <b>F</b>	(LFrame) <b>fm</b> ::= [ <b>v</b> <sub>0</sub> , . . . , <b>v</b> <sub>7</sub> ]
(DBuf) <b>D</b> ::= nil   ( <b>t</b> , <b>X</b> , <b>v</b> )	(LMsg) <b>β</b> ::= <b>τ</b>   <b>out</b> ( <b>v</b> )

Fig.A3. Machine States and Syntax for Low-level SPARCV8 Language

The low-level program **P** is a tuple including the code heap **C**, low-level program state **S**, program counter **pc** and **npc**. The code heap **C** is defined in Fig. 14. The low-level program state **S** uses the block-based memory model **M**, which is the same as the high-level program. The low-level message does not need **call(f, v)**, because the low-level program does not call abstract assembly primitive, but call its corresponding implementation, which is a function.

**Operational Semantics for Low-level Code.** The operational semantics for low-level program is defined in Fig. A4. Most of the state transition rules are taken from Fig. 7. Here, we use “**exec<sub>L</sub>(i, \_, \_)**” to represent the step for simple instruction **i**.

The execution of instruction **Psave** is discussed in divided into two cases : (1) if we can successfully set the next register window as the current one (represented as **save(R, F) = (R', F')**), a new stack frame in memory will be allocated (shown as **alloc(M, b, 0, w) = M'**); (2) if we can’t set the next register window as the current one (represented as **save(R, F) = undefined**), a windows overflow trap will be triggered, and we redo the instruction **Psave**. The execution of instruction **Prestore** does the reverse. Here, we use “**\_ ↑↑ \_**” to represent the state transition caused by window overflow trap and use “**\_ ↓↓ \_**” to represent the state transition caused by window underflow trap. Their formal definitions are shown in Fig. A6.

$$\frac{(R, F) \Rightarrow (R', F') \quad C \vdash ((M, (R', F), D'), \text{pc}, \text{npc}) \circ \xrightarrow{\beta} (M', (R'', F'), D'')}{C, (M, (R, F), D), \text{pc}, \text{npc} :: \xrightarrow{\beta} (C, (M, (R'', F'), D''))}$$

(a) Low-level Program Transition

$$\frac{C(\text{pc}) = \text{i} \quad \text{exec}_L(\text{i}, (M, Q, D)), (M', Q', D')}{C \vdash ((M, Q, D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M', Q', D'), \text{npc}, \text{npc} + 4)}$$

$$\frac{C(\text{pc}) = \text{jmp } a \quad \llbracket a \rrbracket_R = f}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M, (R, F), D), \text{npc}, f)}$$

$$\frac{C(\text{pc}) = \text{call } f \quad r_{15} \in \text{dom}(R)}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M, (R\{r_{15} \rightsquigarrow \text{pc}\}, F), D), \text{npc}, f)}$$

$$\frac{C(\text{pc}) = \text{retl} \quad R(r_{15}) = f}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M, (R, F), D), \text{npc}, f + 8)}$$

$$\frac{C(\text{pc}) = \text{print} \quad R(\%o_0) = v}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\text{out}(v)} ((M, (R, F), D), \text{npc}, \text{npc} + 4)}$$

$$\frac{C(\text{pc}) = \text{Psave } w \quad \text{save}(R, F) = \text{undefined} \quad (M, R, F) \uparrow\uparrow (M', R', F')}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M', (R', F'), D), \text{pc}, \text{npc})}$$

$$\frac{C(\text{pc}) = \text{Prestore} \quad \text{restore}(R, F) = \text{undefined} \quad (M, R, F) \downarrow\downarrow (M', R', F')}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M', (R', F'), D), \text{pc}, \text{npc})}$$

(b) Low-level Control Transfer Instruction Transition

$$\frac{\text{alloc}(M, b, 0, w) = M' \quad \text{save}(R, F) = (R', F') \quad R'' = R'\{\%sp \rightsquigarrow (b, 0)\}}{\text{exec}_L(\text{Psave } w, (M, (R, F), D)), (M', (R', F'), D))}$$

$$\frac{\text{free}(b, M) = M' \quad \text{restore}(R, F) = (R', F')}{\text{exec}_L(\text{Prestore}, (M, (R, F), D)), (M', (R', F'), D))}$$

$$\frac{\text{save}(R, F) = (R'', F') \quad \llbracket o \rrbracket_R = v \quad R'' = R'\{r_d \rightsquigarrow R(r_s) + v\}}{\text{exec}_L((\text{save } r_s \circ r_d, (M, (R, F), D)), (M', (R', F'), D))}$$

$$\frac{\text{restore}(R, F) = (R', F') \quad \llbracket o \rrbracket_R = v \quad R'' = R'\{r_d \rightsquigarrow R(r_s) + v\}}{\text{exec}_L((\text{restore } r_s \circ r_d, (M, (R, F), D)), (M, (R'', F'), D'))}$$

(c) Low-level Instruction Transition

$$\llbracket o \rrbracket_R ::= \begin{cases} R(r) & \text{if } o = r \\ w & \text{if } o = (b, w') \text{ or } o = w, \\ & -4096 \leq w \leq 4095 \\ \perp & \text{otherwise} \end{cases} \quad \llbracket a \rrbracket_R ::= \begin{cases} \llbracket o \rrbracket_R & \text{if } a = o \\ v_1 + v_2 & \text{if } a = r + o, R(r) = v_1 \\ & \text{and } \llbracket o \rrbracket_R = v_2 \\ \perp & \text{otherwise} \end{cases}$$

(d) Low-level Expression Semantics

Fig.A4. Selected operational semantics rules for low-level program

$$\begin{aligned}
\mathbf{fresh}(b, M) &::= \forall w. (b, w) \notin \text{dom}(M) \\
\mathbf{alloc}(M, b, w_l, w_h) = M' &::= (M' = M \wedge w_l = w_h) \vee \\
&\quad (M' = M\{(b, w_l) \rightsquigarrow \_, \dots, (b, w_h - 1) \rightsquigarrow \_ \} \wedge \mathbf{fresh}(b, M) \wedge w_l < w_h) \\
\mathbf{free}(b, M) = M' &::= \forall b' \neq b, w'. M'(b', w') = M(b', w') \wedge \nexists w. (b, w) \in \text{dom}(M)
\end{aligned}$$

Fig.A5. Auxiliary Definitions for Memory Operation

$$\begin{array}{c}
F = F_1 \cdot \text{fm}_1 \cdot \text{fm}_2 \cdot \text{fm}_3 \cdot \text{fm}_4 \quad \text{fm}_1[6] = (b, 0) \\
R(\mathbf{wim}) = 2^n \quad \{(b, 0), \dots, (b, 15)\} \subseteq \text{dom}(M) \quad R' = R''\{\mathbf{wim} \rightsquigarrow 2^{\mathbf{next\_cwp}(n)}\} \\
M' = M\{[(b, 0), \dots, (b, 7)] \rightsquigarrow \text{fm}_2\}\{[(b, 8), \dots, (b, 15)] \rightsquigarrow \text{fm}_3\} \\
\hline
(M, (R, F)) \uparrow\uparrow (M', (R', F)) \\
\hline
F = \text{fm}_1 :: \text{fm}_2 :: F'' \quad R(\mathbf{r}_{30}) = (b, 0) \quad R(\mathbf{wim}) = 2^n \\
\{[(b, 0), \dots, (b, 7)] \rightsquigarrow \text{fm}'_1, [(b, 8), \dots, (b, 15)] \rightsquigarrow \text{fm}'_2\} \subseteq M' \\
R' = R''\{\mathbf{wim} \rightsquigarrow 2^{\mathbf{prev\_cwp}(n)}\} \quad F' = \text{fm}'_1 :: \text{fm}'_2 :: F'' \\
\hline
(M, (R, F)) \downarrow\downarrow (M, (R', F'))
\end{array}$$

Fig.A6. Windows Over- and UnderFlow

### C More about State Relation Between Low- and High-level Program

After introducing the definitions of low- and high-level program, we establish the state relation between low- and high-level program in this section. Establishing their state relation is not a trivial task, because there are two major differences low- and high-level program states. **First**, all the procedures' contexts of a specific thread are saved in high-level frame list  $\mathbb{F}$ . However, for low-level program, part of the contexts are saved in register windows (modeled as low-level frame list  $F$ ), the other part of the contexts are saved in corresponding stack frame in memory, because the number of register windows is limited; **Second**, the high-level concurrent Pseudo-SPARCV8 program is multithreaded, but the low-level SPARCV8 program does not have the concept of thread pool.

$$\begin{array}{c}
\frac{}{(b, \text{nil}, \emptyset) \downarrow \text{nil}} \quad \frac{M_K = \{(b, \text{fm}_1, \text{fm}_2)\} \uplus M'_K \quad \text{fm}_2[6] = (b', 0) \quad (b', \text{nil}, M'_K) \downarrow \mathbb{F}}{(b, \text{nil}, M_K) \downarrow (\text{fm}_1, \text{fm}_2) :: \mathbb{F}} \\
\frac{M_K = \{(b, \_, \_) \} \uplus M'_K \quad \text{fm}_2[6] = (b', 0) \quad (b', F, M'_K) \downarrow \mathbb{F}}{(b, \text{fm}_1 :: \text{fm}_2 :: F, M_K) \downarrow (\text{fm}_1, \text{fm}_2) :: \mathbb{F}}
\end{array}$$

Fig.A7. Relation for low- and high-level FrameList

**Relation for low- and high-level FrameList.** The relation between low- and high-level frame list is defined in Fig. A7. We represent this relation as form “ $(b, F, M_K) \downarrow \mathbb{F}$ ”, The tuple of  $b$ ,  $F$  and  $M_K$  is the state of stack in low-level program, because, in the low-level program, part of the produces' contexts are saved in frame list  $F$ , which can also be understand as a prefix the whole frame list describe in assertion  $\mathbf{cwp} \mapsto (\_, F)$ , the other part of the contexts are saved in corresponding frame list represent as  $M_K$ . The high-level frame list  $\mathbb{F}$  represents the state of stack in high-level program. Fig. 12 gives a more intuition understanding of this relation. Here, some part

$$\begin{aligned}
\text{ctxfm}(R, F) &::= \begin{cases} F_1 & \text{if } R(\text{cwp}) = w_{id}, R(\text{wim}) = 2^n, \text{cwp} \neq n, \\ & F = F_1 \cdot F_2, 0 \leq w_{id}, n \leq N, |F_1| = 2 \times (N + n - w_{id} - 1) \% N \\ \perp & \text{otherwise} \end{cases} \\
R \hookrightarrow \mathbb{R} &::= (\forall i \in \{0, \dots, 31\}. R(\mathbf{r}_i) = \mathbb{R}(\mathbf{r}_i)) \wedge (\forall \mathbf{sr} \neq \text{wim}. R(\mathbf{sr}) = \mathbb{R}(\mathbf{sr})) \\
&\quad \wedge R(\mathbf{n}) = \mathbb{R}(\mathbf{n}) \wedge R(\mathbf{z}) = \mathbb{R}(\mathbf{z}) \wedge R(\mathbf{c}) = \mathbb{R}(\mathbf{c}) \wedge R(\mathbf{v}) = \mathbb{R}(\mathbf{v}) \\
\\
\frac{M_c = M_{\text{ctx}} \uplus M_K \quad \text{dom}(M_{\text{ctx}}) = \text{DomCtxM}(\mathbf{t}) \quad R(\% \mathbf{sp}) = (b, 0) \quad \text{ctxfm}(R, F) = F' \quad R(\% \mathbf{fp}) = (b', 0) \quad (b', F', M_K) \Downarrow \mathbb{F} \quad R \hookrightarrow \mathbb{R}}{(M_c, (R, F)) \Downarrow_c (\mathbf{t}, ((\mathbb{R}, \mathbb{F}), \mathbf{pc}, \mathbf{npc}))} \\
\\
\frac{M_1 \Downarrow_r T_1 \quad M_2 \Downarrow_r T_2}{M_1 \uplus M_2 \Downarrow_r T_1 \uplus T_2} \quad \frac{M \blacktriangleright_{\mathbf{t}} Q \quad (M, Q) \Downarrow_c (\mathbf{t}, \mathcal{K})}{M \Downarrow_r \{\mathbf{t} \rightsquigarrow \mathcal{K}\}}
\end{aligned}$$

Fig.A8. Relation for Thread Pool and low-level Memory

of the contexts  $F$  (the pink part in the left side of the Fig. 12) are saved in register windows, and the other part of contexts  $M_K$  (the green part in the left side of the Fig. 12) are saved in stack frame in memory. However, in high-level state, they are abstracted as list named high-level frame list  $\mathbb{F}$ .

As shown in Fig. A7, if the low-level frame list  $F$  is nil and the memory is  $\emptyset$ , and the high-level frame list  $\mathbb{F}$  is nil, it means there is no context stored. If the frame list is nil but the high-level frame list is  $(b, \text{fm}_1, \text{fm}_2) :: \mathbb{F}$ , it means that the contexts  $\text{fm}_1$  and  $\text{fm}_2$  are saved in stack frame in memory, whose block identifier is  $b$ . Here, we use “ $\{(b, \text{fm}_1, \text{fm}_2)\}$ ” defined below to represent the part of memory saving  $\text{fm}_1$  and  $\text{fm}_2$ . This memory contains only one block  $b$ .

$$\begin{aligned}
\{(b, \text{fm}_1, \text{fm}_2)\} &::= \{(b, 0) \rightsquigarrow v_0, (b, 4) \rightsquigarrow v_1, \dots, (b, 28) \rightsquigarrow v_7\} \\
&\quad \uplus \{(b, 32) \rightsquigarrow v'_0, (b, 36) \rightsquigarrow v'_1, \dots, (b, 60) \rightsquigarrow v'_7\} \\
&\quad \text{where } \text{fm}_1 = [v_0, \dots, v_7], \text{fm}_2 = [v'_0, \dots, v'_7].
\end{aligned}$$

If the frame list is  $\text{fm}_1 :: \text{fm}_2 :: F$  and the high-level frame list is  $(b', \text{fm}'_1, \text{fm}'_2) :: \mathbb{F}$ , it means that the contexts  $\text{fm}_1$  and  $\text{fm}_2$  have not been saved in block  $b'$ . So, we require the contexts  $\text{fm}_1$  and  $\text{fm}_2$  saved in low-level frame list and the  $\text{fm}'_1$  and  $\text{fm}'_2$  saved in high-level frame list are equal. The block  $b'$  used to save  $\text{fm}_1$  and  $\text{fm}_2$  has not been used yet, so we don't care about its contents.

**Relation for ThreadPool and low-level Memory.** In high-level program, the thread local state of each thread is saved in a thread pool  $T$ . However, in low-level program, the local state of each thread is saved in memory (TCB and stack). For example, in Sec. 5, we introduce that the execution of the context switch module will save the register state of current thread into its TCB and stack in memory. So, the thread pool in high-level program can be viewed as an abstraction of low-level memory used to store the contexts of threads.

We define the relation between high-level thread pool and the memory used to save context in Fig. A8 formally. We use “ $(M_c, (R, F)) \Downarrow_c (\mathbf{t}, ((\mathbb{R}, b, \mathbb{F}), \mathbf{pc}, \mathbf{npc}))$ ” to represent the relation between the thread local states of *current thread* of low- and high-level program. The memory  $M_c$  owned the current thread  $\mathbf{t}$  can be splitted into two parts  $M_{\text{ctx}}$  and  $M_K$ . The  $M_{\text{ctx}}$  are use the register file, whose domain is represented as  $\text{DomCtxM}(\mathbf{t}, b)$ . It takes two arguments : the identifier  $\mathbf{t}$  of the current thread and the block  $b$  of the stack frame at the top of the stack. Because

the context switch module may save the register file in TCB and the stack frame of the current procedure. The other part of the memory  $M_K$  is used to save the contexts of the previous procedures, which is abstracted as  $\mathbb{F}$  in high-level program. We define  $R \hookrightarrow \mathbb{R}$  to represent the relation between the register file  $R$  in low-level and  $\mathbb{R}$  in high-level program. The operation  $\text{ctxfm}(R, F)$  is used to exact the prefix  $F_1$  of the frame list  $F$ , which saves the contexts of the previous procedures. Suppoing the value of the `cwp` is  $w_{id}$ , meaning that the id of the current window is  $w_{id}$ , and the value of the `wim` is  $2^n$ , meaning the id  $n$  register window is invalid. According to the introduction in Fig. 2.1, we usually set a window invalid to avoid over- and underflow of the register windows. So, we known that register windows id from  $(w_{id}+1)\%N$  to  $(n-1+N)\%N$  save the contexts of the previous procedures. So, we extract the contents  $F_1$  of them from the whole frame list  $F$ .

We define “ $M \Downarrow_r \{t \rightsquigarrow \mathcal{K}\}$ ” to represent the relation between the thread local states of *ready thread* of low- and high-level program. The operation “ $M \blacktriangleright_t Q$ ” means that we can restore the register state  $Q$  from memory  $M$ . When the context of the ready thread has been restored, we can establish a relation “ $(M, Q) \Downarrow_c (t, \mathcal{K})$ ” between low- and high-level thread local states of thread  $t$ . Here, we don’t represent the definitions of  $\text{DomCtxM}(t, b)$  and  $M \blacktriangleright_t Q$  here, because their definitions are based on the implementation of the context switch routine in OS kernel. And the soundness of our extended program logic does not rely on their concrete definition.

**Relation for Whole Program State.** Finally, we introduce the state relation for whole program states between low- and high-level program below :

$$\frac{\begin{array}{l} M = M_c \uplus M_T \uplus \{\text{TaskCur} \rightsquigarrow (t, 0)\} \uplus M' \\ (M_c, Q) \Downarrow_c (t, \mathcal{K}) \quad M_T \Downarrow_r T \setminus \{t\} \quad D = \text{nil} \end{array}}{(M, Q, D) \sim (T, t, \mathcal{K}, M')}$$

## D Application of Extended Program Logic : Verifying a Simplified Version of Context Switch Routine

In this section, we give a simplified version of context switch routine in Fig. A9. It reserves the main functionalities of the context switch routine introduced in Sec. 5, *e.g.* saving the contexts of current thread and restoring the new one. We omit some details like judging whether the current thread is a valid thread. We give a simple introduction to the function shown in Fig. A9, and show how to verify its correctness by applying our extended program logic for SPARCV8.

### D.1 Simplified Context Switch Routine

At the entrance of the context switch routine shown in Fig. A9, we first save the `local` and `in` registers into the stack in memory, and this part of the code is shown in Fig. A14(a). Then, as shown from line 2 to 6, we call the `reg_save` to store the `out` and `global` registers into the TCB of the current thread. As for the line 6 to 9, we get the identity of the current register window and the value of the `wim`. The block `Save.Usedwindows` (from line 10 to 20) saves the register windows (except the current one) into the stack of the current task in memory. It checks whether the previous window is valid. If it’s valid, it uses the instruction `restore` to set the previous window as the current one, and save its contents (`local` and `in` registers) into stack in memory, then check the previous one continuously.

```

SwitchEntry :
1  /* codes save the in and local registers of current window into stack frame * /
2  set    TaskCur, %l1
3  ld     [%l1], %l1
4  call   reg_save
5  nop
6  mov    cwp, %g4
7  rd     wim, %g7
8  set    1, %g6
9  sll    %g6, %g4, %g4

Save_Usedwindow :
10 sll    %g4, 1, %g5
11 srl    %g5, (OS_WINDOWS - 1), %g4
12 or     %g4, %g5, %g4
13 andcc  %g4, %g7, %g0
14 bne    Switch_NewContext
15 nop
16 restore %g0, %g0, %g0
17 /* codes save the in and local registers of current window into stack frame * /
18 nop
19 jmp     Save_Usedwindow
20 nop

Switch_NewContext :
21 set    TaskCur, %l0
22 set    TaskNew, %l1
23 ld     [%l1], %l1
24 st     %l1, [%l0]
25 call   reg_restore
26 nop
27 /* codes restore the in and local registers of current window from stack frame * /
28 nop
29 retl
30 nop

```

Fig.A9. Main function of context switch routine

The block `Switch_NewContext` is responsible for restoring the context of the new task. From line 21 to 24, it sets the new task as the current one. Then, it calls function `reg_restore` (at line 25) to restore the out and global registers from the new task's TCB, and restores the local and in registers from the new task's stack in memory. The code about restoring the local and in registers of the new task from memory is shown in Fig. A14(b). The implementations of internal functions `reg_save` and `reg_restore` are omitted here because these two functions are taken from the OS kernel we verified and we can't show these part of codes according to confidentiality agreement, but we show their specifications in Fig. A12.

## D.2 Specification of the Simplified Context Switch Routine

First, we define the abstract assembly primitive `switch`, which is already introduced in the Sec. 4.1.

$$\begin{aligned}
\text{switch} ::= & \lambda \bar{v}, \mathbb{S}, \mathbb{S}'. \exists t'. M(\text{TaskNew}) = (t', 0) \wedge T(t') = (\mathbb{Q}', \text{pc}', \text{npc}') \\
& \wedge T' = T\{t \rightsquigarrow (\mathbb{Q}, \text{pc}, \text{npc})\} \wedge t \neq t' \wedge \bar{v} = \text{nil} \\
\text{where } \mathbb{S} = & (T, t, (\mathbb{Q}, \text{pc}, \text{npc}), M), \mathbb{S}' = (T', t', (\mathbb{Q}', \text{f} + 8, \text{f} + 12), M), \text{f} = \mathbb{Q}'.\mathbb{R}(\text{r}_{15}).
\end{aligned}$$

$$\begin{aligned}
\text{StkFrm}(b, \text{fm}_1, \text{fm}_2) &::= ((b, 0) \Rightarrow \text{fm}_1[0]) * \dots * ((b, 28) \Rightarrow \text{fm}_1[7]) \\
&\quad * ((b, 32) \Rightarrow \text{fm}_2[0]) * \dots * ((b, 60) \Rightarrow \text{fm}_2[7]) \\
\text{RelStk}(b, F, \mathbb{F}) &::= \begin{cases} \text{StkFrm}(b, \_, \_) * \text{RelStk}(b', F', \mathbb{F}') & \text{if } \text{fm}_2[6] = (b', 0), F = \text{fm}_1 :: \text{fm}_2 :: F' \\
& \mathbb{F} = (b, \text{fm}_1, \text{fm}_2) :: \mathbb{F}' \\
\text{StkFrm}(b, \text{fm}_1, \text{fm}_2) * \text{RelStk}(b', F', \mathbb{F}') & \text{if } \text{fm}_2[6] = (b', 0), F = \text{nil} \\
& \mathbb{F} = (b, \text{fm}_1, \text{fm}_2) :: \mathbb{F}' \\
\text{Emp} & \text{if } F = \text{nil}, \mathbb{F} = \text{nil} \\
\text{false} & \text{otherwise} \end{cases} \\
\text{rRegs} &::= \text{asr}_0 \mapsto \_ * \dots * \text{asr}_{31} \mapsto \_ * Y \mapsto \_ \\
\text{LRegs}(R) &::= \text{global} \mapsto R(\text{global}) * \text{out} \mapsto R(\text{out}) * \text{local} \mapsto R(\text{local}) * \text{in} \mapsto R(\text{in}) * \\
&\quad \text{n} \mapsto R(\text{n}) * \text{z} \mapsto R(\text{z}) * \text{c} \mapsto R(\text{z}) * \text{v} \mapsto R(\text{v}) * \text{rRegs} \\
\text{wfwin}(R, F) &::= (\text{cwp} \mapsto (R(\text{cwp}), F)) * \text{wim} \mapsto R(\text{wim})) \wedge \text{ctxfm}(R, F) \\
\text{context}(\text{t}, b, \text{nst}) &::= ((\text{t}, \text{GO\_OFFSET}) \Rightarrow \text{nst}(\%g_0)) * \dots * ((\text{t}, \text{G7\_OFFSET}) \Rightarrow \text{nst}(\%g_7)) \\
&\quad * ((\text{t}, \text{O0\_OFFSET}) \Rightarrow \text{nst}(\%o_0)) * \dots * ((\text{t}, \text{O7\_OFFSET}) \Rightarrow \text{nst}(\%o_7)) \\
&\quad * ((\text{t}, \text{N\_OFFSET}) \Rightarrow \text{nst}(\text{n})) * \dots * ((\text{t}, \text{V\_OFFSET}) \Rightarrow \text{nst}(\text{v})) \\
&\quad * \text{StkFrm}(b, \text{nst}[\text{local}], \text{nst}[\text{in}]) \\
\text{Env}(\text{env}) &::= \text{LRegs}(R) * \text{wfwin}(R, F) \quad \text{where } \text{env} = (R, F) \\
\text{CurT}'(\text{t}_c, \text{nst}, \text{env}, \mathcal{K}) &::= (\text{context}(\text{t}_c, b, \text{nst}) * \text{RelStk}(b', F, \mathbb{F}) * (\text{t}_c \rightsquigarrow_c \mathcal{K})) \\
&\quad \wedge R \hookrightarrow \mathbb{R} \wedge R(\%sp) = (b, 0) \\
&\quad \text{where } \text{env} = (R, F), \mathcal{K} = ((\mathbb{R}, b, \mathbb{F}), \text{pc}, \text{npc}), R(\%fp) = (b', 0), \text{nst} \in \text{RegFile} \\
\text{CurT}(\text{t}_c, \text{nst}, \text{env}, \mathcal{K}) &::= (\text{TaskCur} \mapsto (\text{t}_c, 0)) * \text{CurT}'(\text{t}_c, \text{nst}, \text{env}, \mathcal{K}) \\
\text{RdyT}(\text{t}_n, \text{nst}, \mathcal{K}) &::= (\text{context}(\text{t}_n, b, \text{nst}) * \text{RelStk}(b', \text{nil}, \mathbb{F}) * (\text{t}_n \rightsquigarrow_r \mathcal{K})) \\
&\quad \wedge \text{nst} \hookrightarrow \mathbb{R} \wedge R(\%sp) = (b, 0) \\
&\quad \text{where } \mathcal{K} = ((\mathbb{R}, b, \mathbb{F}), \text{pc}, \text{npc}), \text{nst}(\%fp) = (b', 0), \text{nst} \in \text{RegFile} \\
\text{p\_env}(\text{env}) &::= R \quad \text{where } \text{env} = (R, F) \quad l \mapsto v ::= l \mapsto v * l \mapsto v
\end{aligned}$$

Fig.A10. Auxiliary Definitions for Specification

Then we show the specification of the simplified context switch routine below, and some auxiliary definitions used in specification can be found in Fig. A10:

$$\begin{aligned}
a_{pre}(\text{t}_c, \text{t}_n, \text{env}, \text{nst}, \mathcal{K}_c, \mathcal{K}_n) &::= \text{Env}(\text{env}) * (\text{TaskNew} \Rightarrow (\text{t}_n, 0) \wedge \text{t}_c \neq \text{t}_n) * \blacklozenge(10) * \\
&\quad \text{CurT}(\text{t}_c, \_, \text{env}, \mathcal{K}_c) * \text{RdyT}(\text{t}_n, \text{nst}, \mathcal{K}_n) * (\text{switch}(\text{nil})) \\
a_{post}(\text{t}_c, \text{t}_n, \text{env}, \text{nst}, \mathcal{K}_c, \mathcal{K}_n) &::= \exists \text{env}', \mathcal{K}'. \text{Env}(\text{env}') * (\text{TaskNew} \Rightarrow (\text{t}_n, 0) \wedge \text{t}_c \neq \text{t}_n) * \\
&\quad \text{CurT}(\text{t}_n, \text{nst}, \text{env}', \mathcal{K}') * \text{RdyT}(\text{t}_c, \text{p\_env}(\text{env}), \mathcal{K}_c) * (\perp)
\end{aligned}$$

Note that the execution of context switch routine will call function `reg_save`, `reg_restore`, and `window_restore` once, and call function and jump to block `save_usedwindow` no more than 8 times separately, because the number of the register windows is 8. So, assigning 10 tokens to the precondition of the context switch routine is enough. According to the logic rules of extended program logic shown in Fig. 19, we need to check whether the specification of context switch routine is well-defined.

**Lemma 10.**  $\text{wdSpec}(a_{pre}, a_{post}, \text{switch})$ .

*Proof.* We unfold  $\text{wdSpec}(a_{pre}, a_{post}, \text{switch})$  by Def. 2, and we need to prove three properties about the specification and abstract assembly primitive `switch`.



1. for any  $\bar{v}, \mathbb{S}, \mathbb{S}', \mathbb{S}_r$ . if  $\text{switch}(\bar{v})(\mathbb{S})(\mathbb{S}')$ , and  $\mathbb{S} \perp \mathbb{S}_r$ , then the following holds :

- $\mathbb{S}'.\mathcal{K}.\text{pc} = \mathbf{f} + 8$ ,  $\mathbb{S}'.\mathcal{K}.\text{npc} = \mathbf{f} + 12$  (where  $\mathbb{S}'.\mathcal{K}.\mathbb{Q}.\mathbb{R}(\mathbf{r}_{15}) = \mathbf{f}$ );
- there exists  $\mathbb{S}'', \mathbb{S}'_r$ ,  $\text{switch}(\bar{v})(\mathbb{S} \uplus \mathbb{S}_r)(\mathbb{S}'')$ ,  $\mathbb{S}'' = \mathbb{S}' \uplus \mathbb{S}'_r$ , and  $\mathbb{S}_r.T = \mathbb{S}'_r.T$ ,  $\mathbb{S}_r.M = \mathbb{S}'_r.M$ ;

The correctness proof of this property can be achieved directly from the definition of the `switch`. The definition of the `switch` requires that the program counters `pc` and `npc` are equal to  $\mathbf{f}+8$  and  $\mathbf{f}+12$ , where  $\mathbf{f}$  is contained in  $\mathbf{r}_{15}$  register after the execution of `switch`. The execution of `switch` only accesses the current thread  $\mathbf{t}$  and new  $\mathbf{t}'$  (stored in `TaskNew` in memory) in thread pool and the location `TaskNew` in memory. So the threads and memory described in  $\mathbb{S}_r$  remains unchanged.

We prove the correctness of this property formally below. We unfold  $\text{switch}(\bar{v})(\mathbb{S})(\mathbb{S}')$  and  $\mathbb{S} \perp \mathbb{S}_r$  according to their definitions and get the following hold: (let  $\mathbb{S} = (T, \mathbf{t}, (\mathbb{Q}, \text{pc}, \text{npc}), M)$  and  $\mathbb{S}_r = (T_r, \mathbf{t}_r, \mathcal{K}_r, M_r)$ )

$$M(\text{TaskNew}) = (\mathbf{t}', 0) \quad (23)$$

$$T(\mathbf{t}') = (\mathbb{Q}', \text{pc}', \text{npc}') \quad (24)$$

$$T' = T \setminus \{\mathbf{t} \rightsquigarrow \{\mathbb{Q}, \text{pc}, \text{npc}\}\} \quad (25)$$

$$\mathbf{t} \neq \mathbf{t}', \bar{v} = \text{nil} \quad (26)$$

$$\mathbb{S}' = (T', \mathbf{t}', (\mathbb{Q}', \mathbf{f}+8, \mathbf{f}+12), M), \mathbf{f} = \mathbb{Q}'.\mathbb{R}(\mathbf{r}_{15}) \quad (27)$$

$$T \perp T_r, M \perp M_r \quad (28)$$

$$\mathbf{t}_r = \mathbf{t}, \mathcal{K}_r = (\mathbb{Q}, \text{pc}, \text{npc}) \quad (29)$$

We can prove that there exists  $\mathbb{S}'' = (T' \uplus T_r, \mathbf{t}', (\mathbb{Q}', \mathbf{f}+8, \mathbf{f}+12), M \uplus M_r)$ , and  $\mathbb{S}'_r = (T_r, \mathbf{t}', (\mathbb{Q}', \mathbf{f}+8, \mathbf{f}+12), M_r)$ , such that  $\text{switch}(\bar{v})(\mathbb{S} \uplus \mathbb{S}_r)(\mathbb{S}'')$ ,  $\mathbb{S}'' = \mathbb{S}' \uplus \mathbb{S}'_r$ , and  $\mathbb{S}_r.T = \mathbb{S}'_r.T$ ,  $\mathbb{S}_r.M = \mathbb{S}'_r.M$ .

2. for any  $\mathbf{t}_c, \mathbf{t}_n, \text{env}, \text{nst}, \mathcal{K}_c, \mathcal{K}_n$ ,

- $a_{pre}(\mathbf{t}_c, \mathbf{t}_n, \text{env}, \text{nst}, \mathcal{K}_c, \mathcal{K}_n) \implies \langle \text{switch} \rangle * \text{true}$ ;
- $a_{post}(\mathbf{t}_c, \mathbf{t}_n, \text{env}, \text{nst}, \mathcal{K}_c, \mathcal{K}_n) \implies \langle \perp \rangle * \text{true}$ ;

According the definition of  $a_{pre}$  and  $a_{post}$ , this property's proof is trivial.

3. for any  $\bar{v}, S, \mathbb{S}$ , if  $(S, \mathbb{S}, \_, \_) \in \text{INV}(\text{switch}(\bar{v}), \bar{v})$ , then there exists  $\mathbf{t}_c, \mathbf{t}_n, \text{env}, \text{nst}, \mathcal{K}_c, \mathcal{K}_n, \mathbb{p}_r$  and  $w$ , such that:

- $(S, \mathbb{S}, \text{switch}(\bar{v}), w) \models a_{pre}(\mathbf{t}_c, \mathbf{t}_n, \text{env}, \text{nst}, \mathcal{K}_c, \mathcal{K}_n) * \mathbb{p}_r$ ;
- $a_{post}(\mathbf{t}_c, \mathbf{t}_n, \text{env}, \text{nst}, \mathcal{K}_c, \mathcal{K}_n) * \mathbb{p}_r \implies \text{INV}(\perp, \_)$ ;
- $\text{Sta}(\text{switch}(\bar{v}), \mathbb{p}_r)$ .

$$\begin{aligned}
\text{Mem}(M) &::= \begin{cases} \text{Emp} & \text{if } M = \emptyset \\ (l \mapsto v) * (l \mapsto v) & \text{if } M = \{l \mapsto v\} \\ \exists M_1, M_2. \text{Mem}(M_1) * \text{Mem}(M_2) & \text{otherwise} \end{cases} \\
\text{RdyTs}(T) &::= \begin{cases} \text{Emp} & \text{if } T = \emptyset \\ \text{RdyT}(t, \_, \mathcal{K}) & \text{if } T = \{t \rightsquigarrow \mathcal{K}\} \\ \exists T_1, T_2. \text{RdyTs}(T_1) * \text{RdyTs}(T_2) & \text{otherwise} \end{cases} \\
M \blacktriangleright_t (R, F) &::= \exists b. R(\%g_0) = M(t, \text{GO\_OFFSET}) \wedge \dots \wedge R(\%g_7) = M(t, \text{G7\_OFFSET}) \\
&\quad \wedge R(\%o_0) = M(t, \text{O0\_OFFSET}) \wedge \dots \wedge R(\%o_7) = M(t, \text{O7\_OFFSET}) \\
&\quad \wedge R(\%n) = M(t, \text{N\_OFFSET}) \wedge \dots \wedge R(\%v) = M(t, \text{V\_OFFSET}) \\
&\quad \wedge R(\%l_0) = M(b, 0) \wedge \dots \wedge R(\%l_7) = M(b, 28) \\
&\quad \wedge R(\%i_0) = M(b, 32) \wedge \dots \wedge R(\%i_7) = M(b, 60) \wedge R(\%sp) = (b, 0) \\
&\quad \wedge (\exists w_{id}, n. R(\text{cwp}) = w_{id} \wedge R(\text{wim}) = 2^n \wedge \text{prev\_cwp}(w_{id}) = n)
\end{aligned}$$

Fig.A11. Auxiliary Definitions About Frame Assertion

The key to prove this case is to find  $t_c$ ,  $t_n$ ,  $env$ ,  $nst$ ,  $\mathcal{K}_c$ ,  $\mathcal{K}_n$ ,  $\mathfrak{p}_r$  and  $w$ . Because we have  $(S, \mathbb{S}, \_, \_) \in \text{INV}(\text{switch}(\bar{v}), \bar{v})$ , we know that there exists a ready thread  $t'$ , a prefix of the frame list  $F'$  and a register state  $Q'$ , where  $\mathbb{S}.T(t') = \mathcal{K}'$ ,  $t \neq t'$ ,  $\mathbb{S}.M(\text{TaskNew}) = (t', 0)$ ,  $\text{ctxfm}(S.Q) = F'$  and  $S.M \blacktriangleright_{t'} Q'$  hold. And we require  $t_c = \mathbb{S}.t$ ,  $t_n = t'$ ,  $env = (S.Q.R, F')$ ,  $nst = Q'.R$ ,  $w = 10$ , and  $\mathfrak{p}_r = \exists M, T. \text{Mem}(M) * \text{RdyTs}(T)$ . Then, we can finish the proof.

We prove the correctness of this property formally below. We first unfold  $(S, \mathbb{S}, \_, \_) \in \text{INV}(\text{switch}(\bar{v}), v)$  and get the following holds:

$$S \sim \mathbb{S} \quad (30)$$

$$\exists \mathbb{S}'. (\text{switch}(\bar{v}), \mathbb{S}) \dashrightarrow^* (\perp, \mathbb{S}') \quad (31)$$

$$\text{args}(\mathbb{S}.\mathcal{K}.\mathbb{Q}, \mathbb{S}.M, \bar{v}) \quad (32)$$

Let  $\mathbb{S} = (T, t, (\mathbb{Q}, \text{pc}, \text{npc}), M')$ ,  $S = (M, Q, D)$ . We first unfold  $S \sim \mathbb{S}$  (30) according to its definition.

$$M = M_c \uplus M_T \uplus \{\text{TaskCur} \rightsquigarrow (t, 0)\} \uplus M' \quad (33)$$

$$(M_c, Q) \Downarrow_c (t, (\mathbb{Q}, \text{pc}, \text{npc})) \quad (34)$$

$$M_T \Downarrow_r T \setminus \{t\} \quad (35)$$

$$D = \text{nil} \quad (36)$$

We unfold the execution of `switch` (31) and get that there exists  $t'$ , such that:

$$M'(\text{TaskNew}) = (t', 0) \quad (37)$$

$$T(t') = (\mathbb{Q}', \text{pc}', \text{npc}') \quad (38)$$

$$T' = T \setminus \{t \rightsquigarrow \{\mathbb{Q}, \text{pc}, \text{npc}\}\} \quad (39)$$

$$t \neq t', \bar{v} = \text{nil} \quad (40)$$

$$S' = (T', t', (\mathbb{Q}', f+8, f+12), M), f = \mathbb{Q}'.R(r_{15}) \quad (41)$$

From (40) and (35), we know that  $t' \in \text{dom}(T \setminus \{t\})$  and we can split  $M_T$  as two parts:  $M_{t'}$  storing the contexts of the new task  $t'$ , and  $M'_T$  storing the contexts of the rest of the ready threads.

$$M_T = M_{t'} \uplus M'_T \quad (42)$$

$$M_{t'} \blacktriangleright_{t'} Q' \quad (43)$$

$$(M_{t'}, Q') \Downarrow_c (t', (\mathbb{Q}', pc', npc')) \quad (44)$$

$$M'_T \Downarrow_r T \setminus \{t, t'\} \quad (45)$$

Then, we can prove that there exists  $t_c = t$ ,  $t_n = t'$ ,  $env = (Q.R, F')$  (where  $F' = \text{ctxfm}(Q)$ ),  $nst = \mathbb{Q}'.R$ ,  $w = 10$ ,  $\mathcal{K}_c = (\mathbb{Q}, pc, npc)$ ,  $\mathcal{K}_n = (\mathbb{Q}', pc', npc')$  and  $p_r = \exists M, T. \text{Mem}(M) * \text{RdyTs}(T) * r\text{Regs}$ , such that

- $(S, \mathbb{S}, \text{switch}(\text{nil}), w) \models a_{pre}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) * p_r$  holds, because we can prove that there exists  $S_1$ ,  $S_2$ ,  $\mathbb{S}_1$  and  $\mathbb{S}_2$ , such that:

$$S = S_1 \uplus S_2 \quad (46)$$

$$\mathbb{S} = \mathbb{S}_1 \uplus \mathbb{S}_2 \quad (47)$$

$$S_1 = (M_c \uplus M_{t'} \uplus \{\text{TaskCur} \rightsquigarrow (t, 0), \text{TaskNew} \rightsquigarrow (t', 0)\}, Q, \text{nil}) \quad (48)$$

$$S_2 = (M'_T \uplus (M' \setminus \{\text{TaskNew}\}), (\emptyset, Q.F), \text{nil}) \quad (49)$$

$$\mathbb{S}_1 = (\{t \rightsquigarrow T(t), t' \rightsquigarrow (\mathbb{Q}', pc', npc')\}, t, (\mathbb{Q}, pc, npc), \{\text{TaskNew} \rightsquigarrow (t', 0)\}) \quad (50)$$

$$\mathbb{S}_2 = (T \setminus \{t, t'\}, t, (\mathbb{Q}, pc, npc), M' \setminus \{\text{TaskNew}\}) \quad (51)$$

$$(S_1, \mathbb{S}_1, \text{switch}(\text{nil}), w) \models a_{pre}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) \quad (52)$$

$$(S_2, \mathbb{S}_2, \text{switch}(\text{nil}), w) \models p_r \quad (53)$$

- $a_{post}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) * p_r \implies \text{INV}(\perp, \_)$ .

Supposing  $(S', \mathbb{S}', A, w) \models a_{post}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) * p_r$ , we get there exists  $S'_1$ ,  $S'_2$ ,  $\mathbb{S}'_1$  and  $\mathbb{S}'_2$ , such that:

$$S' = S'_1 \uplus S'_2 \quad (54)$$

$$\mathbb{S}' = \mathbb{S}'_1 \uplus \mathbb{S}'_2 \quad (55)$$

$$(S'_1, \mathbb{S}'_1, A, w) \models a_{post}(t_c, t_n, env, nst, \mathcal{K}_c, \mathcal{K}_n) \quad (56)$$

$$(S'_2, \mathbb{S}'_2, A, w) \models p_r \quad (57)$$

Then, according to the definition of  $a_{post}$ , we get there exists  $M'_n$ ,  $M'_c$ ,  $Q'_c$ ,  $Q'$ ,  $\mathcal{K}'_n$  and  $\mathcal{K}'$ , such that:

$$S'_1 = (M'_n \uplus M'_t \uplus \{\text{TaskCur} \rightsquigarrow (t_n, 0), \text{TaskNew} \rightsquigarrow (t_n, 0)\}, Q', \text{nil}) \quad (58)$$

$$\mathbb{S}'_1 = (\{t_n \rightsquigarrow \mathcal{K}'_n, t_c \rightsquigarrow \mathcal{K}_c\}, t_n, \mathcal{K}', \{\text{TaskNew} \rightsquigarrow (t_n, 0)\}) \quad (59)$$

$$(M'_n, Q'_n) \Downarrow_c (\mathbf{t}_n, \mathcal{K}') \quad (60)$$

$$M'_c \blacktriangleright_{\mathbf{t}_c} Q'_c, (M'_c, Q'_c) \Downarrow_c (\mathbf{t}_c, \mathcal{K}_c) \quad (61)$$

$$A = \perp \quad (62)$$

And according to the definition of  $\mathbf{p}_r$ , we get there exists  $M'_{T_r}$ ,  $M'_r$  and  $T'_r$  such that:

$$S'_2 = (M'_{T_r} \uplus M'_r, (\text{nil}, Q'.F), \text{nil}) \quad (63)$$

$$\mathbb{S}'_2 = (T'_r, \mathbf{t}_n, \mathcal{K}', M'_r) \quad (64)$$

$$M'_{T_r} \Downarrow_r T'_r \quad (65)$$

Then, we get the following hold:

$$S.M = M'_n \uplus (M'_c \uplus M'_{T_r}) \uplus \{\text{TaskCur} \rightsquigarrow (\mathbf{t}_n, 0), \text{TaskNew} \rightsquigarrow (\mathbf{t}_n, 0)\} \uplus M'_r \quad (66)$$

$$(M'_n, Q'_n) \Downarrow_c (\mathbf{t}_n, \mathcal{K}') \quad (67)$$

$$M'_c \uplus M'_{T_r} \Downarrow_r \{\mathbf{t}_c \rightsquigarrow \mathcal{K}_c\} \uplus T'_r \quad (68)$$

Thus, we get  $S' \sim \mathbb{S}'$ , and  $\text{INV}(\perp, \_)$  holds.

□

We use  $C_{\text{switch}}$  to represent the code heap that stores the code of context switch routine shown in Fig. A9. The specifications of the internal function can be found in Fig. A12. The function **reg\_save** is responsible for saving the **local**, **in** and integer condition code fields **n**, **z**, **c** and **v** registers into TCB in memory. And the function **reg\_restore** does the reverse of **reg\_save**, restoring **local**, **in** and integer condition code fields registers from the TCB in memory. The specification of code block **Save\_Usedwindows** is a little complicated. We can find its implementation is a loop, which checks whether the previous window is valid and saving the contents of the valid previous window until the previous one is invalid. We need to define the loop invariant  $I$  here.

Codes about saving **local** and **in** registers into stack in memory and restoring **local** and **in** registers from stack in memory are not implemented as functions. However, we still give the specifications of this part of codes shown as **window\_save** and **window\_restore** in Fig. A12, in order to allow readers to better understand the functionalities of this part of codes.

We define the code heap specification  $\Psi$  below, which is the collection of specifications of code blocks in  $C_{\text{switch}}$ .

$$\Psi ::= \{\text{SwitchEntry} \rightsquigarrow (a_{pre}, a_{post}), \text{reg\_save} \rightsquigarrow (\mathbf{fp}_{rs}, \mathbf{fq}_{rs}), \text{reg\_restore} \rightsquigarrow (\mathbf{fp}_{rr}, \mathbf{fq}_{rr}), \text{Save\_Usedwindows} \rightsquigarrow (\mathbf{fp}_{su}, \mathbf{fq}_{su}), \text{Switch\_NewContext} \rightsquigarrow (\mathbf{fp}_{sn}, \mathbf{fq}_{sn})\} \quad (69)$$

**Lemma 11.**  $\vdash C_{\text{switch}} : \Psi$

*Proof.* The code heap specification  $\Psi$  have been defined in (69). We unfold  $\vdash C_{\text{switch}} : \Psi$  according to its definition (in Fig. 19). And we need to prove that, for any  $\iota_1, \iota_2, \iota_3, \iota_4$  and  $\iota_5$ , the following hold:

$$\Psi \vdash \{(a_{pre} \iota_1, a_{post} \iota_1)\} \text{SwitchEntry} : C_{\text{switch}}[\text{SwitchEntry}] \quad (70)$$

Loop invariant  $I$ :

$$\begin{aligned}
& \text{wptr}(R_0) ::= (R_0(\%g_7) = R_0(\text{wim})) \wedge \\
& \quad ((R_0(\%g_4) = (1 \gg \gg R_0(\text{cwp}))) \vee (R_0(\%g_4) = ((1 \gg \gg R_0(\text{cwp}))|(1 \gg \gg (R_0(\text{cwp})+8))))) \\
& \text{linkF}((b_1, \mathbb{F}_1), (b_2, \mathbb{F}_2), \mathbb{F}) ::= \mathbb{F}_1 \cdot \mathbb{F}_2 = \mathbb{F} \wedge (\mathbb{F}_1 = \text{nil} \rightarrow b_1 = b_2) \\
& \quad (\forall b, \text{fm}_1, \text{fm}_2, \mathbb{F}'. \mathbb{F}_1 = (b, \text{fm}_1, \text{fm}_2) :: \mathbb{F}' \rightarrow \text{fm}_2[6] = (b_2, 0)) \\
& I(\mathbf{t}_c, R, \mathcal{K}_c) ::= \exists R_0, F_0. (\text{Env}(R_0, F_0) \wedge \text{wptr}(R_0)) * \blacklozenge(|F_0| + 2) \\
& \quad * ((\text{TaskCur} \mapsto (\mathbf{t}_c, 0) * \text{context}(\mathbf{t}_c, b, R) * (\mathbf{t}_c \rightsquigarrow_c \mathcal{K}_c)) \wedge R \hookrightarrow \mathbb{R}) \\
& \quad * (\exists b'', \mathbb{F}_1, \mathbb{F}_2. (\text{RelStk}(b', \text{nil}, \mathbb{F}_1) * \text{RelStk}(b'', F_0, \mathbb{F}_2)) \wedge R_0(\%sp) = (b'', 0) \\
& \quad \wedge \text{linkF}((b', \mathbb{F}_1), (b'', \mathbb{F}_2), \mathbb{F})) \\
& \quad \text{where } \mathcal{K}_c = (\mathbb{R}, b, \mathbb{F}), R(\%sp) = (b, 0), \text{ and } R(\%fp) = (b', 0) \\
& \text{reg\_save} : (\iota = (\mathbf{t}, \mathcal{K}, R, F, A, \text{nst})) \\
& \quad \text{fp}_{rs} \iota ::= \text{Env}(R, F) * \text{context}(\mathbf{t}, b, \text{nst}) * (\mathbf{t} \rightsquigarrow_c \mathcal{K}) * \langle A \rangle \\
& \quad \text{fq}_{rs} \iota ::= (\exists \text{nst}'. \text{Env}(R, F) * \text{context}(\mathbf{t}, b, \text{nst}')) * (\mathbf{t} \rightsquigarrow_c \mathcal{K}) * \langle A \rangle \\
& \quad \wedge \text{nst}' = \text{nst}\{\text{global} \rightsquigarrow R(\text{global}), \text{out} \rightsquigarrow R(\text{out}), \mathbf{n} \rightsquigarrow R(\mathbf{n}), \dots, \mathbf{v} \rightsquigarrow R(\mathbf{v})\} \\
& \text{reg\_restore} : (\iota = (\mathbf{t}, \mathcal{K}, R, F, b, \text{nst})) \\
& \quad \text{fp}_{rr} \iota ::= \text{Env}(R, F) * \text{context}(\mathbf{t}, b, \text{nst}) * (\mathbf{t} \rightsquigarrow_c \mathcal{K}) * \langle A \rangle \\
& \quad \text{fq}_{rr} \iota ::= \exists R'. (\text{Env}(R', F) * \text{context}(\mathbf{t}, b, \text{nst}) * (\mathbf{t} \rightsquigarrow_c \mathcal{K}) * \langle A \rangle \\
& \quad \wedge R' = R\{\text{global} \rightsquigarrow \text{nst}(\text{global}), \text{out} \rightsquigarrow \text{nst}(\text{out}), \mathbf{n} \rightsquigarrow \text{nst}(\mathbf{n}), \dots, \mathbf{v} \rightsquigarrow \text{nst}(\mathbf{v})\}) \\
& \text{Save\_Usedwindows} : (\iota = (\mathbf{t}_c, \mathbf{t}_n, \mathcal{K}_c, \mathcal{K}_n, \mathcal{K}_c, \mathcal{K}_n, \text{nst})) \\
& \quad \text{fp}_{su} \iota ::= I(\mathbf{t}_c, R, \mathcal{K}_c) * (\text{TaskNew} \mapsto (\mathbf{t}_n, 0) \wedge \mathbf{t}_c \neq \mathbf{t}_n) * \text{RdyT}(\mathbf{t}_n, \text{nst}, \mathcal{K}_n) * \langle \text{switch}(\text{nil}) \rangle \\
& \quad \text{fq}_{su} \iota ::= \exists \mathcal{K}'. \text{Env}(\text{nst}, \text{nil}) * (\text{TaskNew} \mapsto (\mathbf{t}_n, 0) \wedge \mathbf{t}_c \neq \mathbf{t}_n) * \\
& \quad \quad \text{CurT}(\mathbf{t}_n, \text{nst}, (\text{nst}, \text{nil}), \mathcal{K}') * \text{RdyT}(\mathbf{t}_c, R, \mathcal{K}_c) * \langle \perp \rangle \\
& \text{Switch\_NewContext} (\iota = (\mathbf{t}_c, \mathbf{t}_n, \mathcal{K}_c, \mathcal{K}_n, R, \text{nst})) \\
& \quad \text{fp}_{sn} \iota ::= \exists R_0. \text{Env}((R_0, \text{nil})) * (\text{TaskNew} \mapsto (\mathbf{t}_n, 0) \wedge \mathbf{t}_c \neq \mathbf{t}_n) * \blacklozenge(1) * \\
& \quad \quad \text{CurT}(\mathbf{t}_c, R, (R, \text{nil}), \mathcal{K}_c) * \text{RdyT}(\mathbf{t}_n, \text{nst}, \mathcal{K}_n) * \langle \text{switch}(\text{nil}) \rangle \\
& \quad \text{fq}_{sn} \iota ::= \exists \mathcal{K}'. \text{Env}(\text{nst}, \text{nil}) * (\text{TaskNew} \mapsto (\mathbf{t}_n, 0) \wedge \mathbf{t}_c \neq \mathbf{t}_n) * \\
& \quad \quad \text{CurT}(\mathbf{t}_n, \text{nst}, (\text{nst}, \text{nil}), \mathcal{K}') * \text{RdyT}(\mathbf{t}_c, R, \mathcal{K}_c) * \langle \perp \rangle \\
& \text{window\_save} : (\iota = (\mathbf{t}, \mathcal{K}, R, F, A, b)) \\
& \quad \text{fp}_{ws} \iota ::= (\text{Env}(R, F) * \text{StkFrm}(b, \_, \_) * (\mathbf{t} \rightsquigarrow_c \mathcal{K}) * \langle A \rangle) \wedge R(\%sp) = (b, 0) \\
& \quad \text{fq}_{ws} \iota ::= (\text{Env}(R, F) * \text{StkFrm}(b, R(\text{local}), R(\text{in})) * (\mathbf{t} \rightsquigarrow_c \mathcal{K}) * \langle A \rangle) \wedge R(\%sp) = (b, 0) \\
& \text{window\_restore} : (\iota = (\mathbf{t}, \mathcal{K}, R, F, A, b, \text{fm}_1, \text{fm}_2)) \\
& \quad \text{fp}_{wr} \iota ::= (\text{Env}(R, F) * \text{StkFrm}(b, \text{fm}_1, \text{fm}_2) * (\mathbf{t} \rightsquigarrow_c \mathcal{K}) * \langle A \rangle) \wedge R(\%sp) = (b, 0) \\
& \quad \text{fq}_{wr} \iota ::= (\text{Env}(R\{\text{local} \rightsquigarrow \text{fm}_1, \text{in} \rightsquigarrow \text{fm}_2\}, F) * \text{StkFrm}(b, \text{fm}_1, \text{fm}_2) * (\mathbf{t} \rightsquigarrow_c \mathcal{K}) * \langle A \rangle) \wedge R(\%sp) = (b, 0)
\end{aligned}$$

Fig.A12. Specifications of Internal Functions

$$\Psi \vdash \{(\text{fp}_{rs} \iota_2, \text{fq}_{rs} \iota_2)\} \text{reg\_save} : C_{\text{switch}}[\text{reg\_save}] \quad (71)$$

$$\Psi \vdash \{(\text{fp}_{rr} \iota_3, \text{fq}_{rr} \iota_3)\} \text{reg\_restore} : C_{\text{switch}}[\text{reg\_restore}] \quad (72)$$

$$\Psi \vdash \{(\text{fp}_{su} \iota_4, \text{fq}_{su} \iota_4)\} \text{Save\_Usedwindows} : C_{\text{switch}}[\text{Save\_Usedwindows}] \quad (73)$$

$$\Psi \vdash \{(\text{fp}_{sn} \iota_5, \text{fq}_{sn} \iota_5)\} \text{Switch\_NewContext} : C_{\text{switch}}[\text{Switch\_NewContext}] \quad (74)$$

We need to prove that each code block is well-defined ((70) - (74)). Here, we do not show the details about verifying each code block respectively. We just give a proof sketch of the verifying of the main function, which can be found in Fig. A13.

Supposing in the initial state (described as assertion marked ①), the register file is  $R$ , and the part of the

Fig.A13. Proof Sketch of the Context Switch Routine

<pre> st %l0, [%sp + L0_OFFSET] st %l1, [%sp + L1_OFFSET] st %l2, [%sp + L2_OFFSET] st %l3, [%sp + L3_OFFSET] st %l4, [%sp + L4_OFFSET] st %l5, [%sp + L5_OFFSET] st %l6, [%sp + L6_OFFSET] st %l7, [%sp + L7_OFFSET] st %i0, [%sp + I0_OFFSET] st %i1, [%sp + I1_OFFSET] st %i2, [%sp + I2_OFFSET] st %i3, [%sp + I3_OFFSET] st %i4, [%sp + I4_OFFSET] st %i5, [%sp + I5_OFFSET] st %i6, [%sp + I6_OFFSET] st %i7, [%sp + I7_OFFSET] </pre>	<pre> ld [%sp + L0_OFFSET], %l0 ld [%sp + L1_OFFSET], %l1 ld [%sp + L2_OFFSET], %l2 ld [%sp + L3_OFFSET], %l3 ld [%sp + L4_OFFSET], %l4 ld [%sp + L5_OFFSET], %l5 ld [%sp + L6_OFFSET], %l6 ld [%sp + L7_OFFSET], %l7 ld [%sp + I0_OFFSET], %i0 ld [%sp + I1_OFFSET], %i1 ld [%sp + I2_OFFSET], %i2 ld [%sp + I3_OFFSET], %i3 ld [%sp + I4_OFFSET], %i4 ld [%sp + I5_OFFSET], %i5 ld [%sp + I6_OFFSET], %i6 ld [%sp + I7_OFFSET], %i7 </pre>
(a) Save local and out into memory	(b) Restore local and in from memory

Fig.A14. Code for saving and restoring local and in registers

frame list, which is waiting for saving into the stack in memory, is  $F$ . The code segment from line 1 to line 5 is responsible for saving the register file  $R$  into current task's TCB, and we achieve assertion marked ②.

The codes from line 6 to 20 saves the prefix  $F$  of the frame list into current task's stack in memory. After execution of this segment. The part of the frame list, waiting for storing into memory, becomes empty (nil). And the assertion marked ③ holds.

Then, we prove the code block `switch_new_task`, which restores the context  $nst$  of the new task  $t_n$ . After executing the codes from line 21 to line 28, the context  $nst$  of the new task  $t_n$  is restored (shown as  $\text{Env}((nst, \text{nil}))$ ), and the assertion marked ④ holds.

Finally, we apply **ABSCSQ** rule, shown in Fig. 19, to execute the abstract assembly primitive `switch`, and the assertion marked ⑤ holds. By applying **RETL** rule shown in Fig. 19, we finish the proof.  $\square$

**Theorem 3.**  $\Psi \vdash C_{\text{switch}} : \{\text{SwitchEntry} \rightsquigarrow \text{switch}\}$ .

*Proof.* We unfold  $\Psi \vdash C_{\text{switch}} : \{\text{SwitchEntry} \rightsquigarrow \text{switch}\}$  according to its definition (in Fig. 19) and we need to prove the following hold:

- $\vdash C_{\text{as}} : \Psi$ . The correctness proof of this subgoal can be done by apply Lemma 11.
- $\text{wdSpec}(a_{\text{pre}}, a_{\text{post}}, \text{switch})$ . The correctness proof of this subgoal can be done by apply Lemma 10.

$\square$