Introducción a System Verilog

Arquitectura de Computadoras 2021

HDL to Gates

Simulation

- Inputs applied to circuit
- Outputs checked for correctness
- Millions of dollars saved by debugging in simulation instead of hardware


Synthesis

 Transforms HDL code into a netlist describing the hardware (i.e., a list of gates and the wires connecting them)

SystemVerilog Modules

Two types of Modules:

- Structural: describe how it is built from simpler modules
- Behavioral: describe what a module does



SystemVerilog Modules - Structural type

```
* Built-in gates
// multiplexor
module smux (input logic a, b, sel,
                                                       Port order is:
               output logic f);
                                                       output, input(s)
   logic c, d, not sel;
   not gate0(not sel, sel);
    and gate1(c, a, not sel);
    and gate2(d, b, sel);
                                           gate1
                                                        gate3
    or gate3(f, c, d);
endmodule
                                           gate2
                                                 d
                              sel
```

SystemVerilog Modules - Behavioral type


```
// multiplexor
module bmux (input logic a, b, sel,
              output logic f);
   logic c, d;
   assign c = a \& (\sim sel);
   assign d = b \& sel;
   assign f = c \mid d;
// or alternatively
//assign f = sel ? b : a;
endmodule
                                                d
                              sel
```

Behavioral SystemVerilog

Behavioral modeling: describing a module in terms of the relationships between inputs and outputs.

- module/endmodule: required to begin/end module.
- Module begins with the name (example) and a listing of the inputs/outputs.
- Logic signals such as the inputs and outputs are Boolean variables (0 or 1). They may also have floating and undefined values.
- The assign statement describes combinational logic.

HDL Synthesis



HDL Simulation

Now: 800 ns		0 ns	160	320 ns	480 	640 ns 8	00 I
 a	0						•
 b	0						
∭ c	0						
3 ¶ y	0		-				

а	b	С	у
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

SystemVerilog Syntax

Case sensitive

Example: reset and Reset are not the same signal.

No names that start with numbers

Example: 2mux is an invalid name.

- Whitespace ignored
- Comments:


```
// single line comment
/* multiline
    comment */
```

System Verilog Operators and precedence

	Op	Meaning
H	~	NOT
i g	*,/,%	MUL, DIV, MOD
h e	+, -	PLUS, MINUS
s t	<<, >>	Logical Left/Right Shift
	<<<,>>>>	Arithmetic Left/Right Shift
	<, <=, >, >=	Relative Comparison
	==, !=	Equality Comparison
L	&	AND
0	^	XOR
e		OR
s t	?:	Conditional

Bitwise Operators

- Bitwise operators act on single-bit signals or on multi-bit busses.
- a[3:0] represents a 4-bit bus. The bits, from most significant to least significant, are a[3], a[2], a[1] and a[0]. The least significant bit has the smallest bit number.



Bitwise Operators


```
module gates (input logic [3:0] a, b,
                   output logic [3:0] y1, y2, y3, y4,
y5);
   /* Five different two-input logic
                                                                                       y3[3:0]
     gates acting on 4 bit busses */
   assign y1 = a \& b; // AND
                                                                                              [3:0] y4[3:0]
                                                                        [3:0] [3:0]
   assign y2 = a \mid b; // OR
                                                                             y1[3:0]
                                                                                       y4[3:0]
                                                                                              [3:0]
v1[3:0]
   assign y3 = a ^ b; // XOR
   assign y4 = \sim (a \& b); // NAND
   assign y5 = \sim (a \mid b); // NOR
                                                                             y2[3:0]
                                                                                       y5[3:0]
                                                                                              [3:0] y2[3:0]
endmodule
```

• Anytime the inputs on the right side of the = in a continuous assignment statement change, the output on the left side is recomputed. Thus, continuous assignment statements describe combinational logic.

Reduction Operators

Reduction operators imply a multiple-input gate acting on a single bus.

```
module and8 (input logic [7:0] a,
            output logic y);
   assign y = &a;
// &a is much easier to write than
  assign y = a[7]&a[6]&a[5]&a[4]&
              a[3]&a[2]&a[1]&a[0];
endmodule
```



Conditional Assignment

- Conditional assignments select the output from among alternatives based on an input called the condition.
- The conditional operator ?: is called a ternary operator, because it takes three inputs

Nested conditional operators

```
// 4:1 multiplexer
   module mux4 (input logic [3:0] d0, d1, d2, d3,
                input logic [1:0] s,
                output logic [3:0] y);
      assign y = s[1] ? (s[0] ? d3 : d2)
                       : (s[0] ? d1 : d0);
   endmodule
/* If s[1] is 1, then the multiplexer chooses the first
expression, (s[0] ? d3 : d2). This expression in turn
chooses either d3 or d2 based on s[0] (y = d3 if s[0] is
1 and d2 if s[0] is 0). If s[1] is 0, then the
multiplexer similarly chooses the second expression,
which gives either d1 or d0 based on s[0]. */
```

Numbers

Format: N'Bvalue

- N = number of bits, B = base.
- SystemVerilog supports 'b for binary, 'o for octal, 'd for decimal and 'h for hexadecimal.
- N'B is optional but recommended (default is decimal).
- '0 and '1: filling a bus with all 0s and all 1s, respectively.

- z: indicate a floating value.
- x: indicate an invalid logic level.

Bibliografía

- S. Harris and D. Harris, "Digital Design and Computer Architecture ARM Edition". Elsevier, 2016.
- S. Sutherland, S. Davidmann, P. Flake and P. Moorby, "SystemVerilog for Design - A Guide to Using SystemVerilog for Hardware Design and Modeling", Second Edition. Springer, 2006.