

SIS3316 16 Channel VME Digitizer

Ethernet UDP Addendum

SIS GmbH Harksheider Str. 102A 22399 Hamburg Germany

Phone: ++49 (0) 40 60 87 305 0 Fax: ++49 (0) 40 60 87 305 20

email: info@struck.de http://www.struck.de

Version: SIS3316-M-0101-1-V108-ethernet_addendum.doc as of

13.12.2018



Revision Table:

Revision	Date	Modification
1.02	22.01.2013	First official release
1.03	10.04.2013	release related to Firmware Version - VME FPGA: V3316-2003 (0x33162003) modification: - fully licensed XILINX Soft Tri-Mode Ethernet MAC core, no more time restriction
1.04	20.03.2015	release related to Firmware Version - VME FPGA: V3316-2008 (0x33162008) modification: - DHCP support - response on Ping-request - Jumbo Frame support - add "Read Last Packet again" command (Retry) - change Ethernet UDP protocol (add packet identifier byte) Note: software has to be adapted (see:sis3316_ethernet_access_class)
1.05	27.03.2015	release related to Firmware Version - VME FPGA: V3316-2008 (0x33162008) modification: - upgrade Software documentation
1.06	12.08.2015	release related to Firmware Version - VME FPGA: V3316-200A (0x3316200A) modification: - support for optical Ethernet
1.07	12.10.2018	Documentation: - add explanation for UDP protocol configuration register bit 8: - bit 8: UDP transmit Data packet format bit
1.08	13.12.2018	Documentation: - add a Note: the Switch SW80-8 must be set to OFF in case that the SIS3316 is housed in a SIS3316-DT box



Table of contents

1	SIS3316 F	Ethernet interface	. 4
	1.1 Hardwa	are prerequisite	. 4
2	Computer	· UDP-Socket connection	5
		ARP entry example (manually IP assignment)	
		n a Windows computer	
	2.1.2 O	n a Linux/Mac-OS computer	. 7
	2.2 DHCP	(automatically IP assignment)	. 8
		l Ethernet support	
3	FPGA Eth	nernet UDP protocol implementation	0
	3.1 VME/0	CTRL FPGA Link interface register space access protocol	12
	3.1.1 A	ccess protocol with VME FPGA versions V3316-2007 and lower	12
		ccess protocol with VME FPGA versions V3316-2008 and higher	
		16 (VME/CTRL and ADC FPGA) register space access protocol	
		ccess protocol with VME FPGA versions V3316-2007 and lower	
		ccess protocol with VME FPGA versions V3316-2008 and higher	
		16 memory (FIFO) space access protocol	
		ccess protocol with VME FPGA versions V3316-2007 and lower	
		ccess protocol with VME FPGA versions V3316-2008 and higher	
4		Addressing	
		ss Map Overview	
		ME/CTRL FPGA Link interface register set	
		IS3316 register / memory space	
5		RL FPGA Link interface Register Description	
		l/Status Register(0x0, write/read)	
		e Id. and Firmware Revision Register	
		Iajor revision numbers	
		protocol configuration register (0x8)	
		DP Acknowledge Status Register	
		nterface Access Arbitration Control Register	
		counters	
		et Speed test counter	
_		are Version Register	
6			
		the program "sis3316_eth_access_rate_test"	
		Vindows 7 (Windows 8)	
		inux (Scientific 6.6)	
		IAC OS (10.9.4)	
		able programs	
		s3316_eth_access_rate_test	
		s3316_eth_fpga_updates3316_set_dhcp_mode	
7		1 -	34 35
7	Index))




1 SIS3316 Ethernet interface


The SIS3316 provides several interface options (Ethernet, Optical and –upon request- VXS) besides the VME interface to access (control, write and read) on board resource. This manual describes the Ethernet interface.



1.1 Hardware prerequisite



A 1000BASE-T Copper SFP has to be installed into the SFP cage of the SIS3316.





2 Computer UDP-Socket connection

Each device (computer) on a network has an **IP address**, but the device's network interfaces have **MAC addresses**. The UDP socket library (Linux, MAC-OS and Windows) needs **IP addresses**, also, (own computer IP address and Server IP address) to establish a communication link between the computer and the SIS3316.

Therefore the SIS3316 MAC Address has to be assigned to an IP address on the network. This can be done manually with a **static ARP entry** on the computer, switch or router or automatically with a **DHCP (Dynamic Host Configuration Protocol)** request.

The MAC address of the SIS3316 is: **00:00:56:31:6x:xx** (xxx: hex. serial number)

The DHCP request mode can be enabled/disabled by the Switch SW80-4 and/or by settings of the DHCP option value in the One-Wire Eeprom (address offset 2) on the SIS3316.

SW80-4: refer to the SIS3316 User manual.

DHCP option value: refer to the project/program sis3316 set dhcp mode.

DHCP enable/disable table:

SW80-4	DHCP option value	DHCP option value	DHCP
	bit 1 (force disable)	bit 0 (force enable)	
off	0	0	disabled
off	0	1	enabled
off	1	0	disabled
off	1	1	disabled
on	0	0	enabled
on	0	1	enabled
on	1	0	disabled
on	1	1	enabled

Note: The LED 2 indicates after Power-Up and booting the FPGAs (LEDs blinking 1 sec. in the order of A, 2, U and 1) the Ethernet Link Status.

- blinking with 4 Hz (every 0.25 sec) indicates no Ethernet Link
- blinking with 0.8 Hz (every 1.25 sec) indicates DHCP request busy
- blinking with ping access



2.1 Static ARP entry example (manually IP assignment)

SIS3316 serial number: 25 (0x19):

Desired SIS3316 IP address: 212.60.16.200 (SIS subnet)

Note: the used IP address must be locked on the DHCP-server!

2.1.1 On a Windows computer

To add a static ARP entry for a local UDP node with an IP address of **212.60.16.200** that resolves to a MAC address of **00:00:56:31:60:19**, type the following at an administrator command prompt:

>arp -s 212.60.16.200 00-00-56-31-60-19

This command will bind the default LAN-interface.

>arp -s 212.60.16.200 00-00-56-31-60-19 -N 212.60.16.24

This command will bind the own (further) LAN-interface with the IP-address 212.60.16.24.

The following command shows all ARP-entries:

>arp -a

Helpful utility commands: ipconfig and ping

Ping is a computer network administration software utility used to test the reachability of a host (SIS3316) on an Internet Protocol network.

>ping 212.60.16.200

The SIS3316 will answer and the LED U2 will flash up.



2.1.2 On a Linux/Mac-OS computer

To add a static ARP entry for a local UDP node with an IP address of **212.60.16.200** that resolves to a MAC address of **00:00:56:31:60:19**, type the following at an administrator command prompt:

#arp -i eth0 -s 212.60.16.200 00:00:56:31:60:19

This command will bind the default LAN-interface eth0.

The following command shows all ARP-entires:

\$arp -a

Helpful utility commands: ipconfig and ping

Ping is a computer network administration software utility used to test the reachability of a host (SIS3316) on an Internet Protocol network.

\$ping 212.60.16.200

The SIS3316 will answer and the LED U2 will flash up.

You will find shell-scripts like "configure_udp_localNet_eth0_SerNo121" or "configure_udp_SisNet_eth0_SerNo121" in the ../software directory. Adapt one of these scripts and execute it as administrator:

#./configure_udp_localNet_eth0_SerNo121

```
Example: "configure_udp_localNet_eth0_SerNo121"
ifconfig eth0 down
ifconfig eth0 192.168.1.1
ifconfig eth0 up
arp -i eth0 -s 192.168.1.100 00:00:56:31:60:79
# Network TCP/UDP tuning to support high-bandwidth applications
#sysctl -w net.core.rmem max=33554432
sysctl -w net.core.rmem max=8388608
sysctl -w net.core.wmem max=8388608
sysctl -w net.core.rmem default=65536
sysctl -w net.core.wmem default=65536
sysctl -w net.ipv4.udp mem='8388608 8388608 8388608'
sysctl -w net.ipv4.tcp rmem='4096 87380 8388608'
sysctl -w net.ipv4.tcp wmem='4096 65536 8388608'
sysctl -w net.ipv4.tcp mem='8388608 8388608 8388608'
sysctl -w net.ipv4.route.flush=1
```



2.2 DHCP (automatically IP assignment)

If the DHCP option is enabled then the SIS3316 will request automatically an IP-address from the DHCP server. The LED 2 is blinking every 1.25 second while the DHCP request process is busy.

If a Name server is enabled it is possible to access the SIS3316 with its name and serial number: ping sis3316-nnnn (nnnn: four digits, decimal serial number)

Example with serial number 158: > ping sis3316-0158

Windows:

Linux:

```
th@linux-th:~/sis3316 DT/software
Datei Bearbeiten Ansicht Suchen Terminal Hilfe
4 packets transmitted, 4 received, 0% packet loss, time 3000ms
rtt min/avg/max/mdev = 0.249/0.251/0.254/0.015 ms
[th@linux-th software]$ arp -a
sis3316-0158.intern (212.60.16.7) auf 00:00:56:31:60:9e [ether] auf eth0
SIS GmbH.intern (212.60.16.140) auf 00:a0:57:11:7a:27 [ether] auf eth0
[th@linux-th software]$
[th@linux-th software]$
[th@linux-th software]$
[th@linux-th software]$
[th@linux-th software]$
[th@linux-th software]$ ping sis3316-0158 -c 4
PING sis3316-0158.intern (212.60.16.7) 56(84) bytes of data.
64 bytes from sis3316-0158.intern (212.60.16.7): icmp seg=1 ttl=64 time=0.267 ms
64 bytes from sis3316-0158.intern (212.60.16.7): icmp_seq=2 ttl=64 time=0.253 ms
64 bytes from sis3316-0158.intern (212.60.16.7): icmp seq=3 ttl=64 time=0.250 ms
64 bytes from sis3316-0158.intern (212.60.16.7): icmp_seq=4 ttl=64 time=0.247 ms
--- sis3316-0158.intern ping statistics ---
4 packets transmitted, 4 received, 0% packet loss, time 3001ms
rtt min/avg/max/mdev = 0.247/0.254/0.267/0.013 ms
[th@linux-th software]$ arp -a
sis3316-0158.intern (212.60.16.7) auf 00:00:56:31:60:9e [ether] auf eth0
SIS GmbH.intern (212.60.16.140) auf 00:a0:57:11:7a:27 [ether] auf eth0
[th@linux-th software]$
```



2.3 Optical Ethernet support

Optical decoupling of data acquisition devices from the readout system is mandatory in some applications (like installation on a platform under high voltage). In case of the SIS3316(-DT) 125MSPS 16-bit and 250 MSPS 14-bit digitizers optical decoupling can be established with readout over an optical Ethernet connection.

Starting with VME FPGA firmware revision V3316-200A Switch **SW80-3** is used to activate/deactivate auto-negotiation for the Ethernet link. The switch has to be in on position for an optical connection and in off position for a copper connection or an optical connection over a media converter (like TP-LINK part number MC220L).


The tests were performed with a DELOCK PCI Express 1x SFP Slot Gigabit LAN card (DELOCK part number 89368), two SFP link media (TP-LINK part number TL-SM311LM or Finisar FTLF8524P2BNV, Struck part number 03145) and a standard LC-LC multimode duplex $50/125~\mu m$ fiber.

2.4 SW80

SW80 is an 8 position dual inline switch. The functions are listed in the table blow.

SW80		Off Function	On Function
0		Disable A32 slave addressing	Enable A32 slave addressing
F		Analog power off	Analog power on
	ω	Deactivate auto-negotiation	Activate auto-negotiation
	4	DHCP disable	DHCP enable
	5	Not used	Not used
	6	Not used	Not used
	7	Watchdog disable	Watchdog enable
	8	Disconnect VME SYSRESET from	Connect VME SYSRESET to
		FPGA reset	FPGA reset

SIS3316-DT: Default setting



Note: The Switch SW80-8 must be set to OFF in case that the SIS3316 is housed in a SIS3316-DT box



3 FPGA Ethernet UDP protocol implementation

The XILINX Soft Tri-Mode Ethernet MAC core is used in the VME/CTRL FPGA (Spartan 6) for the Ethernet interface implementation.

With VME FPGA Version V3316-2003 (0x33162003) and higher the fully licensed core without run time restriction is used.

Note 1: the Ethernet interface supports 1Gbit/sec, only!

The Ethernet interface of the SIS3316 (server, acknowledge) is based on the UDP protocol to communicate with a PC (client, request).

The PC (client) sends a "request command" (Req) and the SIS3316 (server) answers with an "acknowledge" (Ack) in case of the Requests 0x10, 0x20, 0x21, 0x30 and 0x31.

Ethernet protocol:

Source Port (2 Bytes)	Destination Port (2 Bytes)	UDP-Le (2 Byte	_	Checksum (2 Bytes)
IP-Header (Protocol =1	7) UDP-He	ader		UDP-Payload
			Req/Ack (1 Byte)	User Data

The data of the UDP-Payload packet is used for the communication with the SIS3316. Eight UDP Request commands (Req) are implemented as listed with its corresponding methods in the table below:

Req	Command	Methods in sis3316_ethernet_access_class.cpp and .h
0x10	Read VME/CTRL FPGA Link interface register space	int udp_register_read()
0x11	Write VME/CTRL FPGA Link interface register space	<pre>int udp_register_write()</pre>
0x20	Read SIS3316 register space	<pre>int udp_sis3316_register_read()</pre>
0x21	Write SIS3316 register space	<pre>int udp_sis3316_register_write()</pre>
0x30	Read SIS3316 memory (FIFO) space	<pre>int udp_sis3316_fifo_read()</pre>
0x31	Write SIS3316 memory (FIFO) space	<pre>int udp_sis3316_fifo_write()</pre>
0xEE	Read Last Packet again	<pre>int udp_retransmit_cmd()</pre>
0xFF	Reset command	<pre>int udp_reset_cmd(void)</pre>

The Requests 0x10, 0x11, 0x20, 0x21, 0x30 and 0x31 enable the complete control/handling of the SIS3316.



Note 2: the Ethernet UDP protocol has changed with VME FPGA Version V3316-2008 and it is not compatible with previous versions!

Software has to be adapted (see:sis3316_ethernet_access_class.cpp and .h).

The "#define VME_FPGA_VERSION_IS_0008_OR_HIGHER" has to be set as comment (set false) in case of VME FPGA version V_3316-2007 and lower:

//#define VME FPGA VERSION IS 0008 OR HIGHER

The "#define VME_FPGA_VERSION_IS_0008_OR_HIGHER" has to be set true in case of VME FPGA version $V_3316-2008$ and higher:

#define VME_FPGA_VERSION_IS_0008_OR_HIGHER

Two features are implemented with version V3316-2008 to recover from the occurrence of "lost packets":

- add packet identifier byte in UDP protocol
- add "Read Last Packet again" command (Retry)

Lost packets are standard with UDP transfers and depend on Operating System, hardware (PC Ethernet interface, router hubs, ...) and network load. So far, we observed "lost packets" with Window PCs in networks, only and only received packets are lost. Normally, a "Read Last Packet again" command will recover the "lost packet" behaviour. The retry received packet identifier equates to the requested packet identifier.

So far, we never observed "lost packets" with Linux and MAC PCs and with a point to point connection.

The Requests 0x10, 0x11, 0x20, 0x21, 0x30 and 0x31 can be emulated by "VME calls". This enables the use of the same application software for VME interfaces and UDP interface with the help of a virtual vme interface class (see vme interface class.h).

These "VME calls" are part of sis3316_ethernet_access_class.cpp and .h, too.

```
public:
```



3.1 VME/CTRL FPGA Link interface register space access protocol

The following methods (sis3316_ethernet_access_class.cpp and sis3316_ethernet_access_class.h) correspond to these access protocols:

public:

```
int udp_register_read (UINT addr, UINT* data);
int udp_register_write (UINT addr, UINT data);
```

The "#define VME_FPGA_VERSION_IS_0008_OR_HIGHER" has to be set as comment (set false) in case of VME FPGA version $V_3316-2007$ and lower:

```
//#define VME_FPGA_VERSION_IS_0008_OR_HIGHER
```

The "#define VME_FPGA_VERSION_IS_0008_OR_HIGHER" has to be set true in case of VME FPGA version V_3316-2008 and higher:

```
#define VME_FPGA_VERSION_IS_0008_OR_HIGHER
```

3.1.1 Access protocol with VME FPGA versions V3316-2007 and lower

Register Read Request command (transmit to SIS3316)

Req	Address
= 0x10	(4 Bytes)

Register Read Ack (receive from SIS3316)

Ack	Address	Data
= 0x10	(4 Bytes)	(4 Bytes)

Register Write Request command (transmit to SIS3316)

Req	Address	Data
= 0x11	(4 Bytes)	(4 Bytes)

3.1.2 Access protocol with VME FPGA versions V3316-2008 and higher

An additional byte "Packet Identifier" is added. The SIS3316 acknowledges with the requested Packet Identifier.

Register Read Request command (transmit to SIS3316)

Req	Packet	Address
= 0x10	Identifier	(4 Bytes)

Register Read Ack (receive from SIS3316)

-		`	,	
Ack	Packet	Address	Data	
= 0x10	Identifier	(4 Bytes)	(4 Bytes)	

Register Write Request command (transmit to SIS3316)

_		·
Req	Address	Data
= 0x11	(4 Bytes)	(4 Bytes)



3.2 SIS3316 (VME/CTRL and ADC FPGA) register space access protocol

The following methods (sis3316_ethernet_access_class.cpp and sis3316_ethernet_access_class.h) correspond to these access protocols:

public:

The "#define VME_FPGA_VERSION_IS_0008_OR_HIGHER" has to be set as comment (set false) in case of VME FPGA version V_3316-2007 and lower: //#define VME_FPGA_VERSION_IS_0008_OR_HIGHER

The "#define VME_FPGA_VERSION_IS_0008_OR_HIGHER" has to be set true in case of VME FPGA version $V_3316-2008$ and higher: #define VME_FPGA_VERSION_IS_0008_OR_HIGHER

3.2.1 Access protocol with VME FPGA versions V3316-2007 and lower

SIS3316 Register Space Read Request command (transmit to SIS3316)

- Read Request of N register values (max. 64)

Req	N-1	Address 0	Address 1	Address N-1]
= 0x20	(2 Bytes)	(4 Bytes)	(4 Bytes)	 (4 Bytes)	

SIS3316 Register Space Read Ack (receive from SIS3316)

Ack	Status	Data 0	Data 1	l	Data N-1
= 0x20	(1 Byte)	(4 Bytes)	(4 Bytes)		(4 Bytes)

SIS3316 Register Space Write Request command (transmit to SIS3316)

- Write Request of N register values (max. 64)

Req	N-1	Address 0	Data 0	Address 1	Data 1	l	Address N-1	Data N-1
= 0x21	(2 Bytes)	(4 Bytes)	(4 Bytes)	(4 Bytes)	(4 Bytes)		(4 Bytes)	(4 Bytes)

SIS3316 Register Space Write Ack (receive from SIS3316)

Ack	Status
= 0x21	(1 Byte)

Status

bit 7: 1-bit Req. Counter (toggles with each Req)
bit 6: 1 if Protocol error (Request command packet error)
bit 5: 1 if sis3316 access timeout (Fifo Empty)
bit 4: 1 if Ethernet interface has no Grant

bits 3-0: 0x0



3.2.2 Access protocol with VME FPGA versions V3316-2008 and higher

An additional byte "Packet Identifier" is added. The SIS3316 acknowledges with the requested Packet Identifier.

SIS3316 Register Space Read Request command (transmit to SIS3316)

- Read Request of N register values (max. 64)

Req	Packet	N-1	Address 0	Address 1	l	Address N-1
= 0x20	Identifier	(2 Bytes)	(4 Bytes)	(4 Bytes)	''	(4 Bytes)

SIS3316 Register Space Read Ack (receive from SIS3316)

Ack	Packet	Status	Data 0	Data 1	 Data N-1
= 0x20	Identifier	(1 Byte)	(4 Bytes)	(4 Bytes)	 (4 Bytes)

SIS3316 Register Space Write Request command (transmit to SIS3316)

- Write Request of N register values (max. 64)

Req	Packet	N-1	Address 0	Data 0	Address 1	Data 1	Address N-1	Data N-1	l
= 0x21	Identifier	(2 Bytes)	(4 Bytes)	(4 Bytes)	(4 Bytes)	(4 Bytes)	 (4 Bytes)	(4 Bytes)	

SIS3316 Register Space Write Ack (receive from SIS3316)

Ack	Packet	Status
= 0x21	Identifier	(1 Byte)

Status

bit 7: 1-bit Req. Counter (toggles with each Req)

bit 6: 1 if Protocol error (Request command packet error)

bit 5: 1 if sis3316 access timeout (Fifo Empty) bit 4: 1 if Ethernet interface has no Grant

bits 3-0: 0x0



3.3 SIS3316 memory (FIFO) space access protocol

The following methods (sis3316_ethernet_access_class.cpp and sis3316_ethernet_access_class.h) correspond to these access protocols:

public:

The "#define VME_FPGA_VERSION_IS_0008_OR_HIGHER" has to be set as comment (set false) in case of VME FPGA version V_3316-2007 and lower: //#define VME_FPGA_VERSION_IS_0008_OR_HIGHER

The "#define VME_FPGA_VERSION_IS_0008_OR_HIGHER" has to be set true in case of VME FPGA version V_3316-2008 and higher: #define VME_FPGA_VERSION_IS_0008_OR_HIGHER

To optimize/increase the data transfer rate two transfer parameters are configurable:

- 1. enable/disable Jumbo frames (hardware feature)
- 2. define the number of packets per request (software feature)

1. Enable/disable Jumbo frames (hardware feature)

The default (jumbo frame option is disabled) maximal packet size of a transmitted packet from the SIS3316 to the PC is 1484/1485 bytes (version V3316-2008 and higher one byte more). This packet contains 360 32-bit words (1440 bytes) from the SIS3316 memory.

If the jumbo frame option is enabled the maximal packet size will be increased to 8236/8237 bytes. This packet contains 2048 32-bit words (8192) from the SIS3316 memory.

Methods:

```
int get_UdpSocketJumboFrameStatus(void);
int set_UdpSocketEnableJumboFrame(void);
int set UdpSocketDisableJumboFrame(void);
```

2. Define the number of packets per request (software feature)

Depend on the "number of packets per request" (max. 32) the software controls the requested length. The SIS3316 can send up to 262.144 bytes in N packets with one request. The N packets will transmitted to the PC with a programmed gap from 256 ns to 57 us (see UDP protocol configuration register).

The udp_sis3316_fifo_read can resolve a "lost packet" behavior in case of "number of packets per request" = 1. In case of "number of packets per request" > 1 the method read_DMA_Channel_PreviousBankDataBuffer in sis3316_class.cpp will recover the read of N-packets.

Observation: A firewall like Symantec can run on multiple cores and can change the order of the incoming packets. This will be detected but not reordered, yet.

Methods:

```
int set_UdpSocketReceiveNofPackagesPerRequest(unsigned int nofPacketsPerRequest);
```



SIS3316 read memory data transfer rate table:

nofPacketsPerRequest	Jumbo frame disabled	Jumbo frame enabled
1	~5.5 Mbyte/sec	~15 Mbyte/sec
5	~21 Mbyte/sec	~53 Mbyte/sec
10	~37 Mbyte/sec	~73 Mbyte/sec
20	~63 Mbyte/sec	~90 Mbyte/sec
32	~74 Mbyte/sec	~100 Mbyte/sec

See program/project sis3316_eth_access_rate_test

3.3.1 Access protocol with VME FPGA versions V3316-2007 and lower

SIS3316 Fifo Space Read Request command (transmit to SIS3316)

- Read Request of N 32-bit fifo values (max. 262.144 Bytes)

Req	N-1	Address
= 0x30	(2 Bytes)	(4 Bytes)

SIS3316 Fifo Space Read Ack (receive from SIS3316)

Ack = 0x30	Status (1 Byte)	Data 0 (4 Bytes)	Data 1 (4 Bytes)]	Data X-1 (4 Bytes)	packet 0
Ack = 0x30	Status (1 Byte)	Data X (4 Bytes)	Data X+1 (4 Bytes)]	Data Y-1 (4 Bytes)	packet 1
				_		
Ack = 0x30	Status (1 Byte)	Data Z (4 Bytes)	Data Z+1 (4 Bytes)		Data N-1 (4 Bytes)	packet n

SIS3316 Fifo Space Write Request command (transmit to SIS3316)

- Write Request of N 32-bit register values (max. 256)

Req	N-1	Address	Data 0	Data 1		Data N-1
= 0x31	(2 Bytes)	(4 Bytes)	(4 Bytes)	(4 Bytes)	••	(4 Bytes)

SIS3316 Fifo Space Write Ack (receive from SIS3316)

Ack	Status
= 0x31	(1 Byte)

Status

bit 7: 1-bit Req. Counter (toggles with each Req)
bit 6: 1 if Protocol error (Request command packet error)

bit 5: 1 if sis3316 access timeout (Fifo Empty) bit 4: 1 if Ethernet interface has no Grant

bit 3-0: 4-bt Packet Counter



3.3.2 Access protocol with VME FPGA versions V3316-2008 and higher

An additional byte "Packet Identifier" is added. The SIS3316 acknowledges with the requested Packet Identifier.

SIS3316 Fifo Space Read Request command (transmit to SIS3316)

- Read Request of N 32-bit fifo values (max. 262.144 Bytes)

Req	Packet	N-1	Address
= 0x30	Identifier	(2 Bytes)	(4 Bytes)

SIS3316 Fifo Space Read Ack (receive from SIS3316)

Ack = 0x30	Packet Identifier	Status (1 Byte)	Data 0 (4 Bytes)	Data 1 (4 Bytes)]	Data X-1 (4 Bytes)	packet 0
Ack = 0x30	Packet Identifier	Status (1 Byte)	Data X (4 Bytes)	Data X+1 (4 Bytes)		Data Y-1 (4 Bytes)	packet 1
					•		•
Ack = 0x30	Packet Identifier	Status (1 Byte)	Data Z (4 Bytes)	Data Z+1 (4 Bytes)		Data N-1 (4 Bytes)	packet n

SIS3316 Fifo Space Write Request command (transmit to SIS3316)

- Write Request of N 32-bit register values (max. 256)

Req	Packet	N-1	Address	Data 0	Data 1	l	Data N-1]
= 0x31	Identifier	(2 Bytes)	(4 Bytes)	(4 Bytes)	(4 Bytes)	''	(4 Bytes)	

SIS3316 Fifo Space Write Ack (receive from SIS3316)

Ack	Packet	Status
= 0x31	Identifier	(1 Byte)

Status

bit 7: 1-bit Req. Counter (toggles with each Req)
bit 6: 1 if Protocol error (Request command packet error)
bit 5: 1 if sis3316 access timeout (Fifo Empty)

bit 4: 1 if Ethernet interface has no Grant

bit 3-0: 4-bt Packet Counter



4 SIS3316 Addressing

4.1 Address Map Overview

The SIS3316 resources and their locations are listed in the tables below.

Offset	Request Command	Function
0x000000 - 0x00001C	0x10/0x11 (R/W)	VME/CTRL FPGA Link interface registers
0x000020 - 0x0000FC	0x20/0x21 (R/W)	VME FPGA registers
0x000400 - 0x00043C	0x21 (W only)	VME FPGA key addresses
0x001000 - 0x001FFC	0x20/0x21 (R/W)	ADC FPGA 1: ch1-ch4 registers
0x002000 - 0x002FFC	0x20/0x21 (R/W)	ADC FPGA 2: ch5-ch8 registers
0x003000 - 0x003FFC	0x20/0x21 (R/W)	ADC FPGA 3: ch9-ch12 registers
0x004000 - 0x004FFC	0x20/0x21 (R/W)	ADC FPGA 4: ch13-ch16 registers
0x100000 - 0x1FFFFC	0x30/0x31 (R/W)	ADC FPGA 1: ch1-ch4 Memory Data FIFO
0x200000 - 0x2FFFFC	0x30/0x31 (R/W)	ADC FPGA 2: ch5-ch8 Memory Data FIFO
0x300000 - 0x3FFFFC	0x30/0x31 (R/W)	ADC FPGA 3: ch9-ch12 Memory Data FIFO
0x400000 - 0x4FFFFC	0x30/0x31 (R/W)	ADC FPGA 4: ch13-ch16 Memory Data FIFO

Note 1:

- Read/Write access to the VME/CTRL FPGA Link interface register space is always possible.
- Read access to the VME FPGA register space is always possible.
- Write access to the VME FPGA register and "key address" space is only possible if the "Link" interface has grant (see Link Interface Access Arbitration control/status register).
- Read/Write access to the ADC FPGA register and memory space is only possible if the "Link" interface has grant (see Link Interface Access Arbitration control/status register).

Note 2: Write access to a key address (KA) with arbitrary datum invokes the respective action



4.1.1 VME/CTRL FPGA Link interface register set

Offset	Access	Function
0x00000000	W/R	Control/Status Register (J-K register)
0x0000004	R only	Module Id. and Firmware Revision register
0x00000008	R/W	UDP protocol configuration register
0x000000C	R/W	last UDP Acknowledge Status
0x0000010	R/W	Link Interface Access Arbitration control/status register
0x0000014	R/W	Error Counters
0x0000018	R/W	Ethernet Speed test counter
0x000001C	R/W	Hardware Version register

4.1.2 SIS3316 register / memory space

Refer to the SIS3316 User manual.



5 VME/CTRL FPGA Link interface Register Description

The function of the individual registers is described in detail in this section. The first line after the subsection header (in Courier font) like:

#define SIS3316_CONTROL_STATUS 0x0 refers to the SIS3316.h header file

/* read/write; D32 */

5.1 Control/Status Register(0x0, write/read)

#define SIS3316 CONTROL STATUS

x0

/* read/write; D32 */

The control register is implemented as a selective J/K register, a specific function is enabled by writing a 1 into the set/enable bit, the function is disabled by writing a 1 into the clear/disable bit (which location is 16-bit higher in the register). An undefined toggle status will result from setting both the enable and disable bits for a specific function at the same time. The same register represents the status register on read access.

Bit	write Function	read Function
31	Clear Reboot FPGAs (*)	Status Switch SW80-4 ON
30	Clear reserved 14 (*)	Status Onewire EEPROM Option value bit 1 (addr=2)
29	Clear reserved 13 (*)	Status Onewire EEPROM Option value bit 0 (addr=2)
28	Clear reserved 12 (*)	Status DHCP enable
27	Clear reserved 11 (*)	0
26	Clear reserved 10 (*)	0
25	Clear reserved 9 (*)	0
24	Clear reserved 8 (*)	0
23	Clear reserved 7 (*)	0
22	Clear Led 2 Application Mode (*)	0
21	Clear Led 1 Application Mode (*)	0
20	Clear Led U Application Mode (*)	0
19	Clear Led-Application Mode (*)	0
18	Switch off LED 2(*)	0
17	Switch off LED 1(*)	0
16	Switch off LED U (*)	0
15	Set Reboot FPGAs (**)	Status Reboot FPGAs
14	Set reserved 14	Status reserved 14
13	Set reserved 13	Status reserved 13
12	Set reserved 12	Status reserved 12
11	Set reserved 11	Status reserved 11
10	Set reserved 10	Status reserved 10
9	Set reserved 9	Status reserved 9
8	Set reserved 8	Status reserved 8
7	Set Led 2 Switch On/Off Mode	Status Led 2 Switch On/Off Mode
6	Set Led 2 Application Mode	Status Led 2 Application Mode
5	Set Led 1 Application Mode	Status Led 1 Application Mode
4	Set Led U Application Mode	Status Led U Application Mode
3		
2	Switch on LED 2 (***)	Status LED 2
1	Switch on LED 1 (***)	Status LED 1
0	Switch on LED U (***)	Status LED U (1=LED on, 0=LED off)

^(*) denotes power up default setting

^(**) provided that the switch SW80-7 is on (Watchdog enable) and that its own interface grant bit is set

^(***) provided that its own interface grant bit is set and the Led Application Mode is cleared



Reboot FPGAs = 1 will reboot all FPGAs provided that the switch SW80-7 is on (Watchdog enable) and that its own interface grant bit is set.

The setting of the LEDs U, 1 and 2 are defined by the Control/Status register of the granted interface (VME, Ethernet or Optical interface).

If the Link interface (Ethernet, Optical) has the permission, then this interfaces control/ status register defines the setting of the LEDs.

The LEDs reflect the setting of the VME control/status register if the Link interface has not the permission or if the VME interface has the permission..

LED U Application Mode	LED U is On if
0	Status LED U = 1
1	Sample logic is sampling (write event into memory)

LED 1 Application Mode	LED 1 is On if
0	Status LED 1 = 1
1	Sample logic bankx is enabled

LED 2	LED 2	LED 2 is On if
Application	Switch On/Off	
Mode	Mode	
0	0	Depends on Ethernet Link Status: - Blinking with 4 Hz (every 0.25 sec) -> no Ethernet Link
		- Blinking with 0.8 Hz (every 1.25 sec) -> DHCP request busy
0	1	Status LED 2 = 1
1	X	Sample logic bank 2 active



5.2 Module Id. and Firmware Revision Register

#define SIS3316 MODID

0x4

/* read only; D32 */

This register reflects the module identification of the SIS3316 and its minor and major firmware revision levels. The major revision level will be used to distinguish between substantial design differences and experiment specific designs, while the minor revision level will be used to mark user specific adaptations.

Bit	Function	Reading
31	Module Id. Bit 15	
30	Module Id. Bit 14	2
29	Module Id. Bit 13	3
28	Module Id. Bit 12	
27	Module Id. Bit 11	
26	Module Id. Bit 10	2
25	Module Id. Bit 9	3
24	Module Id. Bit 8	
23	Module Id. Bit 7	
22	Module Id. Bit 6	1
21	Module Id. Bit 5	1
20	Module Id. Bit 4	
19	Module Id. Bit 3	
18	Module Id. Bit 2	6
17	Module Id. Bit 1	0
16	Module Id. Bit 0	
15	Major Revision Bit 7	
14	Major Revision Bit 6	
13	Major Revision Bit 5	
12	Major Revision Bit 4	
11	Major Revision Bit 3	
10	Major Revision Bit 2	
9	Major Revision Bit 1	
8	Major Revision Bit 0	
7	Minor Revision Bit 7	
6	Minor Revision Bit 6	
5	Minor Revision Bit 5	
4	Minor Revision Bit 4	
3	Minor Revision Bit 3	
2	Minor Revision Bit 2	
1	Minor Revision Bit 1	
0	Minor Revision Bit 0	

5.2.1 Major revision numbers

Find below a table with major revision numbers used to date

Major revision number	Application/user
0x20	n/Gamma



5.3 UDP protocol configuration register (0x8)

#define SIS3316_UDP_PROTOCOL_CONFIG

/* read/write; D32 */

This register is used to control the UDP data packets.

Bit	31 - 9	8	7 - 5	4	3 - 0
Function	reserved	UDP transmit Data packet format bit		UDP transmit jumbo Packet enable bit	UDP transmit packet gap bits

UDP transmit Data packet	Byte order into the UDP Data section
format bit	
0	Little-endian (default, standard for the SIS Software)
1	Big-endian

UDP transmit	Gap time between UDP transmit packets
packet gap value	
0	256 ns
1	512 ns
2	1 us
3	2 us
4	4 us
5	8 us
6	10 us
7	12 us
8	14 us
9	16 us
0xA	20 us
0xB	28 us
0xC	32 us
0xD	41 us
0xE	50 us
0xF	57 us

The power up default value reads 0x 00000000



5.4 Last UDP Acknowledge Status Register

```
#define SIS3316_LAST_UDP_ACKN_STATUS 0x0C /* rd only ; D32 */
```

This register stores and shows the Ack- and Status-byte of the last and last but one transmitted UDP packet.

Bits	31-24	23-16	15-8	7-0
Function	last	last	last but one	last but one
	Ack	Status	Status	Status

5.5 Link Interface Access Arbitration Control Register

```
#define SIS3316_INTERFACE_ACCESS_ARBITRATION_CONTROL 0x10 /* r/w; D32 */
```

The Interface Access Arbitration Control register controls the permission to access to the internal SIS3316 space.

If no interface side has set the request bit, then VME has the permission to access the internal SIS3316 space.

Bit	write Function	read Function
31	Kill of other interface request bit command	0
30		0
29		0
28		0
27		0
26		0
25		0
24		0
23		0
22		0
21		Status of other interface grant bit
20		Status of own interface grant bit
19		0
18		0
17		Status of other interface request bit
16		Status of own interface request bit
15		0
		0
••		0
0	Own interface request bit	Status of own interface request bit



5.6 Error counters

#define SIS3316_ETHERNET_ERROR_COUNTERS 0x14 /* rd only, D32 */

These counters count special detected errors and will be cleared with a UDP-Reset command.

Bits	meaning
31 - 28	Statistic Tx error counter
27 – 24	Statistic Rx error counter
23 – 16	GMII Badframe error counter
15 - 8	GMII Tx error counter
7 - 0	GMII Rx error counter



5.7 Ethernet Speed test counter

This 32-bit read only counter increments every 8ns (125MHz).

Bit	31-0
Function	32-bit Ethernet Speed test counter

5.8 Hardware Version Register

This register reflects the PCB/hardware version of the SIS3316.

Bit	Function
31	0
••	
4	0
3	Hardware Version Bit 3
2	Hardware Version Bit 2
1	Hardware Version Bit 1
0	Hardware Version Bit 0

The register value is mapped to the PCB revision as shown below.

Hardware Version Register value	PCB revision
1	V1
2	V2/V3



6 Software

This chapter will guide you through the build process of the software project "sis3316_eth_access_rate_test", which is helpful to demonstrate the use of the software and libraries and to test the "Ethernet performance".

All project files and libraries are available in source code.

Executable files are available, also.

The software project "sis3316_eth_access_rate_test" supports the three platforms:

- Windows (WIN7) built with the development tool VisualC++ 2010 (VC10)
- Scientic Linux 6.5 built with the development tool Eclipse (Helios, 3.6.1)
- Mac OS 10.9.2 built with the development tool Eclipse (Kepler Service Release 2)

The OS is selected with "#define(s)" in the file project_system_define.h.

An example application "sis3316_root_gui" is described in the manual "SIS3316-M-Application-Software-Root-Gui-V100.pdf"

6.1 Build the program "sis3316_eth_access_rate_test"

The development tools **VisualC++ 2010** and **Eclipse 3.6.1** are used to build (compile and link) the executable. Valid settings for Include and Library paths are needed for the development tools.

6.1.1 Windows 7 (Windows 8)

The Development Tools VisualC++ 2010 is used to build the project.

Copy the directory "sis3316/software/win7_v2008_a0008" from the DVD to your local disk. Execute the batch file "SET_SIS3316_VISUAL_DEF_PATH.bat" as administrator. It sets the environment variable SIS3316_VISUAL_DEF_PATH with the path of the project. **VisualC++ 2010** uses this variable for the include/library path settings.






6.1.1.1 Open the project "sis3316_eth_access_rate_test.sln" with VisualC++ 2010.


This project contains the C++ files and the property-settings to run with the communicate interface:

- sis3316-DT Ethernet/UDP interface (sis3316_ethernet_access_class.cpp /.h)



6.1.1.2 VC10 Project Properties

Select the project "sis3316_eth_access_rate_test" (marked in blue) and make a right click. A window pop up and click on Properties. The property-window pop up.




The above project contains the Communication interface files and the project settings of the valid Include path. No Library path setting is necessary.




6.1.1.3 Build

Build the program with default values (red marked).





6.1.1.4 Run program from Visual with default values




6.1.1.5 Run program from DOS box




6.1.2 Linux (Scientific 6.6)

The development tool Eclipse (Helios, 3.6.1) is used to build the project.

Open the projects with Eclipse:




The operating system will be defined in "project system define.h":






The interface will be defined in "project_interface_define.h":



Screenshots of the start and execution of the program are save in the directory "sis3316 eth access rate test".

screenshot4_eth_access_rate_test_with_VME_FPGA_V2008.png:





6.1.3 MAC OS (10.9.4)

The development tool Eclipse (Kepler Service Release 2) is used to build the project.



6.2 Executable programs

Note: the Ethernet UDP protocol has changed with VME FPGA Version V3316-2008 and it is not compatible with previous versions!

On the DVD you will find two directories:

- sisdvd_nnnn\sis3316\software\win7_v2006_a0008\software_test_labor(executables)
- sisdvd nnnn\sis3316\software\win7 v2008 a0008\software test labor(executables)

6.2.1 sis3316_eth_access_rate_test

```
C:\....\sis3316_eth_access_rate_test>sis3316_eth_access_rate_test.exe -h
Usage: sis3316_eth_access_rate_test.exe [-?h] [-p] [-I ip] [-N number of loops] [-C config_filename.ini] [-F or -f data_filename]

-I string ..... SIS3316 IP Address Default = 192.168.1.2
-J ...... enable Jumbo packets
-h ..... print this message only

date: 19.03.2015
```

6.2.2 sis3316_eth_fpga_update

6.2.3 sis3316_set_dhcp_mode



7 Index

Address Map 17
addressing
ARP
bind 6
Build the program sis3316_eth_access_rate_test 26
Computer UDP-socket connection5
data transfer rate table
DHCP5
Ethernet
executables33
FPGA Ethernet UDP protocol9
Hardware prerequisite
ipconfig7
Jumbo frames
key address
LED
Application Mode
U 19
LED 1
LED 2
LED U
LINUX
Ontical 20

CB revision	25
oing	6, 8
oing	5
Reboot FPGAs	
egister	
Control/Status	19
Ethernet Speed test counter	
firmware revision	
hardware version.	
Link Interface Access Arbitration Con	trol 23
module Id.	
UDP protocol configuration	22
VME/CTRL FPGA Link interface des	
egister set	1
VME/CTRL FPGA Link interface	18
Scientic Linux	
SPF	
Static ARP entry example	
SW80	
VC10 Project Properties	
VME	
Windows	
V: 4 7 / W: 4 0	