

# 4 Banks x 512K x 32Bit Synchronous DRAM

#### DESCRIPTION

The Hynix HY57V653220B is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the memory applications which require wide data I/O and high bandwidth. HY57V653220B is organized as 4banks of 524,288x32.

HY57V653220B is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.

Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a '2N' rule.)

### **FEATURES**

- JEDEC standard 3.3V power supply
- All device pins are compatible with LVTTL interface
- JEDEC standard 400mil 86pin TSOP-II with 0.5mm of pin pitch
- All inputs and outputs referenced to positive edge of system clock
- Data mask function by DQM0,1,2 and 3
- Internal four banks operation

- Auto refresh and self refresh
- 4096 refresh cycles / 64ms
- Programmable Burst Length and Burst Type
  - 1, 2, 4, 8 or full page for Sequential Burst
  - 1, 2, 4 or 8 for Interleave Burst
- Programmable CAS Latency; 2, 3 Clocks
- Burst Read Single Write operation


### ORDERING INFORMATION

Part No.	Clock Frequency	Power	Organization	Interface	Package
HY57V653220BTC-5	200MHz				
HY57V653220BTC-55	183MHz				
HY57V653220BTC-6	166MHz				
HY57V653220BTC-7	143MHz	Normal	4Banks x 512Kbits x32	LVTTL	400mil 86pin TSOP II
HY57V653220BTC-8	125MHz				
HY57V653220BTC-10P	100MHz				
HY57V653220BTC-10	100MHz				

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied.



## **PIN CONFIGURATION**




## **PIN DESCRIPTION**

PIN	PIN NAME	DESCRIPTION
CLK	Clock	The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK.
CKE	Clock Enable	Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh
CS	Chip Select	Enables or disables all inputs except CLK, CKE and DQM
BA0, BA1	Bank Address	Selects bank to be activated during RAS activity Selects bank to be read/written during CAS activity
A0 ~ A10	Address	Row Address : RA0 ~ RA10, Column Address : CA0 ~ CA7 Auto-precharge flag : A10
RAS, CAS, WE	Row Address Strobe, Column Address Strobe, Write Enable	RAS, CAS and WE define the operation Refer function truth table for details
DQM0~3	Data Input/Output Mask	Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ31	Data Input/Output	Multiplexed data input / output pin
VDD/VSS	Power Supply/Ground	Power supply for internal circuits and input buffers
VDDQ/VSSQ	Data Output Power/Ground	Power supply for output buffers
NC	No Connection	No connection



### **FUNCTIONAL BLOCK DIAGRAM**

# 512Kbit x 4banks x 32 I/O Synchronous DRAM





## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V
Short Circuit Output Current	Ios	50	mA
Power Dissipation	PD	1	W
Soldering Temperature · Time	TSOLDER	260 · 10	°C · Sec

Note: Operation at above absolute maximum rating can adversely affect device reliability

## DC OPERATING CONDITION (TA=0 to 70°C)

Parameter	Symbol	Min	Тур.	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.3	3.6	V	1,2
Input high voltage	VIH	2.0	3.0	VDDQ + 0.3	V	1,3
Input low voltage	VIL	VSSQ - 0.3	0	0.8	V	1,4

#### Note:

- 1.All voltages are referenced to VSS = 0V
- 2.VDD/VDDQ(min) is 3.15V for HY57V653220BTC-5/55/6
- 3.VIH (max) is acceptable 5.6V AC pulse width with ≤3ns of duration with no input clamp diodes
- 4.VIL (min) is acceptable -2.0V AC pulse width with ≤3ns of duration with no input clamp diodes

# AC OPERATING CONDITION (TA=0 to $70^{\circ}$ C, $3.0V \le VDD \le 3.6V$ , VSS=0V - Note1)

Parameter	Symbol	Value	Unit	Note
AC input high / low level voltage	VIH / VIL	2.4/0.4	V	
Input timing measurement reference level voltage	Vtrip	1.4	V	
Input rise / fall time	tR / tF	1	ns	
Output timing measurement reference level	Voutref	1.4	V	
Output load capacitance for access time measurement	CL	30	pF	2

#### Note:


- $1.3.15V \leq\!\! VDD \leq\!\! 3.6V$  is applied for HY57V653220BC-5/55/6
- Output load to measure access times is equivalent to two TTL gates and one capacitor (30pF)
   For details, refer to AC/DC output load circuit



## **CAPACITANCE** (TA=25°C, f=1MHz, VDD=3.3V)

Parameter	Pin	Symbol	Min	Max	Unit
Input capacitance	CLK	CI1	2.5	4	pF
	A0 ~ A10, BA0, BA1, CKE, CS, RAS, CAS, WE, DQM0~3	Cl2	2.5	5	pF
Data input / output capacitance	DQ0 ~ DQ31	CI/O	4	6.5	pF

## **OUTPUT LOAD CIRCUIT**



# DC CHARACTERISTICS I (DC operating conditions unless otherwise noted)

Parameter	Symbol	Min.	Max	Unit	Note
Input leakage current	ILI	-1	1	uA	1
Output leakage current	ILO	-1.5	1.5	uA	2
Output high voltage	Voн	2.4	-	V	IOH = -2mA
Output low voltage	VOL	-	0.4	V	IOL = +2mA

### Note:

1.VIN = 0 to 3.6V, All other pins are not under test = 0V

2.DOUT is disabled, VOUT=0 to 3.6V



## DC CHARACTERISTICS II (DC operating conditions unless otherwise noted)

Parameter	Symbol	Test Condition					Speed	l			Unit	Not
Farameter	Symbol	rest condition		-5	-55	-6	-7	-8	-10P	-10	Oiiit	е
Operating Current	IDD1	Burst Length=1, One bank activ tRAS ≥ tRAS(min), tRP ≥ tRP(m IOL=0mA		200	190	180	170	150	150	150	mA	1
Precharge Standby Current	IDD2P	CKE ≤ VIL(max), tCK = 15ns				•	2				mA	
in power down mode	IDD2PS	CKE ≤ VIL(max), tCK = ∞					2				mA	
Precharge Standby Current in non power down mode	IDD2N	CKE ≥ VIH(min), $\overline{\text{CS}}$ ≥ VIH(min) 15ns Input signals are changed one t 2clks. All other pins ≥ VDD-0.2\	ime during				15				mA	
in non power down mode	IDD2NS	CKE ≥ VIH(min), tCK = ∞ Input signals are stable.					10					
Active Standby Current	IDD3P	CKE ≤ VIL(max), tCK = 15ns					3				A	
in power down mode	IDD3PS	CKE ≤ VIL(max), tCK = ∞					3				- mA	
Active Standby Current in non power down mode	IDD3N	CKE ≥ VIH(min), $\overline{\text{CS}}$ ≥ VIH(min) 15ns Input signals are changed one t 2clks. All other pins ≥ VDD-0.2\	ime during				40				mA	
	IDD3NS	CKE ≥ VIH(min), tCK = ∞ Input signals are stable					25					
Burst Mode Operating	IDD4	tCK ≥ tCK(min),	CL=3	280	260	240	210	180	180	160	A	4
Current	4טטו	tRAS ≥ tRAS(min), IOL=0mA All banks active	CL=2	160	160	160	160	160	160	140	- mA	1
Auto Refresh Current	IDD5	tRRC ≥ tRRC(min), All banks ac	ctive	250	235	220	210	190	190	190	mA	2
Self Refresh Current	IDD6	CKE ≤ 0.2V					2	•			mA	

#### Note:

<sup>1.</sup>IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open 2.Min. of tRRC (Refresh RAS cycle time) is shown at AC CHARACTERISTICS II



# AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)

Para	meter	Symbol	-	5	{	55	-	6	-	7	-	8	-1	0P	-1	10	Unit	Note
raia	meter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		Note
System clock	CAS Latency = 3	tCK3	5	1000	5.5	1000	6	1000	7	1000	8	1000	10	1000	10	1000	ns	
cycle time	CAS Latency = 2	tCK2	10	1000	10	1000	10	1000	10	1000	10	1000	10	1000	12	1000	ns	
Clock high pulse v	width	tCHW	2	-	2.25	-	2.5	-	3	-	3	-	3	-	3.5	-	ns	1
Clock low pulse w	ridth	tCLW	2	-	2.25	-	2.5	-	3	-	3	-	3	-	3.5	-	ns	1
Access time from	CAS Latency = 3	tAC3	-	4.5	-	5	-	5.5	-	5.5	-	6	-	6	-	6	ns	2
clock	CAS Latency = 2	tAC2	-	6	-	6	-	6	-	6	-	6	-	6	-	6	ns	2
Data-out hold time	e	tOH	1.5	-	2	-	2	-	2	-	2	-	2	-	2	-	ns	3
Data-Input setup t	time	tDS	1.5	-	1.5	-	1.5	-	1.75	-	2	-	2	-	2.5	-	ns	1
Data-Input hold tir	me	tDH	1	-	1	-	1	-	1	-	1	-	1	-	1	-	ns	1
Address setup tim	ne	tAS	1.5	-	1.5	-	1.5	-	1.75	-	2	-	2	-	2.5	-	ns	1
Address hold time	;	tAH	1	-	1	-	1	-	1	-	1	-	1	-	1	-	ns	1
CKE setup time		tCKS	1.5	-	1.5	-	1.5	-	1.75	-	2	-	2	-	2.5	-	ns	1
CKE hold time		tCKH	1	-	1	-	1	-	1	-	1	-	1	-	1	-	ns	1
Command setup t	ime	tCS	1.5	-	1.5	-	1.5	-	1.75	-	2	-	2	-	2.5	-	ns	1
Command hold tir	me	tCH	1	-	1	-	1	-	1	-	1	-	1	-	1	-	ns	1
CLK to data outpu	ut in low Z-time	tOLZ	1	-	1	-	1	-	1	-	1	-	1	-	1	-	ns	
CLK to data output in high Z-	CAS Latency = 3	tOHZ3	-	4.5	-	5	-	5.5	-	5.5	-	6	-	6	-	6	ns	
time	CAS Latency = 2	tOHZ2	-	6	-	6	-	6	-	6	-	6	-	6	-	6	ns	

### Note:

<sup>1.</sup>Assume tR / tF (input rise and fall time ) is 1ns

 $<sup>2.</sup> Access times to be measured with input signals of 1 v/ns edge rate, 0.8 v to 2.0 v \\ 3. Data-out hold time to be measured under 30 pF load condition, without Vt termination$ 



# AC CHARACTERISTICS II (AC operating conditions unless otherwise noted)

Dara	meter	Symbol	-	5		55	-	6		7	-	8	-1	0P	-1	10	Unit	Note
Faia	meter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Oiiii	Note
RAS cycle time	Operation	tRC	55	-	55	-	60	-	63	-	68	-	70	-	70	-	ns	
RAS cycle line	Auto Refresh	tRRC	55	-	55	-	60	-	63	-	68	-	70	-	70	-	ns	
RAS to CAS dela	y	tRCD	15	-	16.5	-	18	-	20	-	20	-	20	-	20	-	ns	
RAS active time		tRAS	40	100K	38.5	100K	42	100K	42	100K	48	100K	50	100K	50	100K	ns	
RAS precharge t	ime	tRP	15	-	16.5	-	18	-	20	-	20	-	20	-	20	-	ns	
RAS to RAS ban	k active delay	tRRD	10	-	11	-	12	-	14	-	16	-	20	-	20	-	ns	
CAS to CAS dela	у	tCCD	1	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	
Write command t	o data-in delay	tWTL	0	-	0	-	0	-	0	-	0	-	0	-	0	-	CLK	
Data-in to precha	rge command	tDPL	1	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	
Data-in to active	command	tDAL	4	-	4	-	4	-	4	-	4	-	4	-	4	-	CLK	
DQM to data-out	Hi-Z	tDQZ	2	-	2	-	2	-	2	-	2	-	2	-	2	-	CLK	
DQM to data-in n	nask	tDQM	0	-	0	-	0	-	0	-	0	-	0	-	0	-	CLK	
MRS to new com	mand	tMRD	2	-	2	-	2	-	2	-	2	-	2	-	2	-	CLK	
Precharge to	CAS Latency = 3	tPROZ3	3	-	3	-	3	-	3	-	3	-	3	-	3	-	CLK	
data output Hi-Z	CAS Latency = 2	tPROZ2	2	-	2	-	2	-	2	-	2	-	2	-	2	-	CLK	
Power down exit	time	tPDE	1	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	
Self refresh exit t	ime	tSRE	1	-	1	-	1	-	1		1	-	1	-	1	-	CLK	1
Refresh Time		tREF	-	64	-	64	-	64	-	64	-	64	-	64	-	64	ms	

### Note:

<sup>1.</sup> A new command can be given tRRC after self refresh exit



## **DEVICE OPERATING OPTION TABLE**

#### HY57V653220B-5

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
200MHz(5ns)	3CLKs	3CLKs	8CLKs	11CLKs	3CLKs	4.5ns	1.5ns
183MHz(5.5ns)	3CLKs	3CLKs	8CLKs	11CLKs	3CLKs	5ns	2ns
166MHz(6ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.5ns	2ns

### HY57V653220B-55

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
183MHz(5.5ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5ns	2ns
166MHz(6ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.5ns	2ns
143MHz(7ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.5ns	2ns

### HY57V653220B-6

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
166MHz(6ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.5ns	2ns
143MHz(7ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.5ns	2ns
125MHz(8ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6ns	2.5ns

## HY57V653220B-7

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
143MHz(7ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.5ns	2ns
125MHz(8ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6ns	2.5ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.5ns

## HY57V653220B-8

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
125MHz(8ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6ns	2.5ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.5ns
83MHz(12ns)	2CLKs	2CLKs	4CLKs	6CLKs	2CLKs	6ns	2.5ns

### HY57V653220B-10P

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.5ns
83MHz(12ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.5ns
66MHz(15ns)	2CLKs	2CLKs	4CLKs	6CLKs	2CLKs	6ns	2.5ns



## HY57V653220B-10

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
100MHz(10ns)	3CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.5ns
83MHz(12ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.5ns
66MHz(15ns)	2CLKs	2CLKs	4CLKs	6CLKs	2CLKs	6ns	2.5ns



## **COMMAND TRUTH TABLE**

Comman	d	CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	ADDR	A10/ AP	ВА	Note						
Mode Register Set		Н	Х	L	L	L	L	Х	OP code									
No Operation		Н	х	Н	Х	Х	Х	Х										
No operation			^	L	Н	Н	Н		X									
Bank Active		Н	Х	L	L	Н	Н	Х	F	RA V								
Read		H	х	L	Н	L	Н	х	CA	L	V							
Read with Autopred	charge	] "	^	_	"	_	П	^	CA	Н	V							
Write		Н	Х	L	Н		L L	х	CA	L	V							
Write with Autopred	Write with Autoprecharge		^	_		L			CA	Н								
Precharge All Banks		Н	Х	L	L	Н	L	_	х х	Н	Х							
Precharge selected Bank			^				L	^		L	V							
Burst Stop		Н	Х	L	Н	Н	L	Х	X									
DQM	DQM			Х				V	Х									
Auto Refresh		Н	Н	Ш	L	L	Н	Х	X									
Burst-READ-Single	-WRITE	н	Х	L	L	L	L	х	A9 Pin High (Other Pins OP code)									
	Entry	Н	L	L	L	L	Н	Х										
Self Refresh <sup>1</sup>	Exit	,		ı	1		L	ı	Н	Н	Х	Х	Х	X		Х		
	LXII	_	11	┙	Н	Н	Н	^										
	Entry	Н	L	Η	Х	Х	Х	X	- x									
Precharge power	Litty		_	L	Н	Н	Н	^										
down	Exit	L	Н	Н	Х	Х	Х	Х										
	LAIL	`   <u>L</u>	"	L	Н	Н	Н											
	Entr. U	Entry H	ntry H	tn, U	L	Н	Х	Х	Х	X								
Clock Suspend	Liftiy	11	_	L	V	V	V		X									
	Exit	L	Н	X			Х											


### Note:

Exiting Self Refresh occurs by asynchronously bringing CKE from low to high
 X = Don't care, H = Logic High, L = Logic Low. BA =Bank Address, RA = Row Address, CA = Column Address, Opcode = Operand Code, NOP = No Operation



## PACKAGE INFORMATION

## 400mil 86pin Thin Small Outline Package



# This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.