MIPS Instruction Set

32-bit MIPS RISC CPU – 1er Laboratorio de EE604 O-P - Introducción a Microcontroladores – UNI-FIEE 2025-2

Register Arithn	netic Operations (F	R-format)	31-26	25-21	20-16	15-11	10-6	5-0
add	rd, rs, rt	rd = rs + rt (signed)	000000	rs	rt	rd	00000	100000
addu	rd, rs, rt	rd = rs + rt (unsigned)	000000	rs	rt	rd	00000	100001
sub	rd, rs, rt	rd = rs - rt (signed)	000000	rs	rt	rd	00000	100010
subu	rd, rs, rt	rd = rs - rt (unsigned)	000000	rs	rt	rd	00000	100011
slt	rd, rs, rt	rd = (rs < rt) ? 1:0 (signed)	000000	rs	rt	rd	00000	101010
sltu	rd, rs, rt	rd = (rs < rt) ? 1:0 (unsigned)	000000	rs	rt	rd	00000	101011
	Operations (R-forn		31-26	25-21	20-16	15-11	10-6	5-0
and	rd, rs, rt	rd = rs & rt	000000	rs	rt	rd	00000	100100
or	rd, rs, rt	rd = rs rt	000000	rs	rt	rd	00000	100101
xor	rd, rs, rt	rd = rs ⊕ rt	000000	rs	rt	rd	00000	100110
nor	rd, rs, rt	rd = ~(rs rt)	000000	rs	rt	rd	00000	100111
1			24.05	25.04	20.45		45.0	
	erations (I-format)		31-26	25-21	20-16		15-0	
addi	rt, rs, const16	rt = rs + SignExt(const16)	001000	rs	rt		const16	
addiu	rt, rs, const16	rt = rs + (0000 ₁₆ ::const16)	001001	rs	rt		const16	
slti	rt, rs, const16	rt = rs < SignExt(const16) ? 1:0	001010	rs	rt		const16	
sltiu	rt, rs, const16	rt = rs < (0000 ₁₆ ::const16) ? 1:0	001011	rs	rt 		const16	
andi ori	rt, rs, const16 rt, rs, const16	rt = rs & (0000 ₁₆ ::const16)	001100 001101	rs	rt rt		const16	
		rt = rs (0000 ₁₆ ::const16)		rs	rt			
xori	rt, rs, const16	$rt = rs \oplus (0000_{16} :: const16)$	001110	rs	ΓL		const16	
Load & Store Operations (I-format)			31-26	25-21	20-16		15-0	
load	rt, off16(rs)	rt = mem[rs + SignExt(off16)]	100011	rs	rt		off16	
store	rt, off16(rs)	mem[rs + SignExt(off16)] = rt	101011	rs	rt		off16	
Branch Operat	ions (I-format)		31-26	25-21	20-16		15-0	
beq	rs, rt, off16	if rs = rt, PC= PC + 4*SignExt(off16)	000100	rs	rt		off16	
Jump Operatio		2	31-26			25-0		
j	addr26	PC= PC[31:28]::addr26::0 ²	000010			addr26		
jal	addr26	r31= PC, PC= PC[31:28]::addr26::0 ²	000011			addr26		
Jump Operatio	n (P format)		31-26			25-0		
jump Operatio		PC = rs	000000	rs	00000	00000	00000	001000
Jr	rs	ru-15	000000	15	00000	00000	00000	001000

Assembler Specifics

32-bit MIPS RISC CPU – 1er Laboratorio de EE604 O-P Introducción a Microcontroladores – UNI-FIEE 2025-2

Organization:	 Each line will contain at most 1 instruction as specified by the Instruction Set table. All operands must be separated by a comma ",". All lines containing an instruction must start with the operand mnemonic. Examples: a. YES: add r1, r2, r3 b. NO: <space> add r1, r2, r3</space> c. NO: <tab> add r1, r2, r3</tab> d. NO: / add r1, r2, r3 Comments can be on any line but must be preceded by "//". Examples: a. YES: addi r3, r0, 0 //add r0 + 0 beq r3, r2, endloopa //branch to endloopa b. YES: //add r0 + 0 addi r3, r0, 0 //branch to endloopa beq r3, r2, endloopa 					
Spacing:	 All operand mnemonics must be followed by a space "" or tab"/t". Additional spacing using "" and "/t" can be included between operands and after the instruction. Examples: a. YES: add <space></space> b. YES: add r1, c. YES: add r1, d. NO: <space> add r1,</space> r2, space r3, r2, endloopa addi r4, r0, 0 endloopa: addi r3, r2, r4 Branch/Jump instructions will accept any of the following input formats for the offset/address (immediate values must be in decimal): a. YES: beq r1, r2, label b. YES: beq r1, r2, 46 c. YES: beq r1, r2, 7 d. YES: j label e. YES: j label e. YES: j label e. YES: j label 					