

# MIPS Instruction Set

## 32-bit MIPS RISC CPU – 1er Laboratorio de EE604 O-P - Introducción a Microcontroladores – UNI-FIEE 2025-2

Register Arithmetic Operations (R-format)			31-26	25-21	20-16	15-11	10-6	5-0
<b>add</b>	<b>rd, rs, rt</b>	$rd = rs + rt$ (signed)	000000	rs	rt	rd	00000	100000
<b>addu</b>	<b>rd, rs, rt</b>	$rd = rs + rt$ (unsigned)	000000	rs	rt	rd	00000	100001
<b>sub</b>	<b>rd, rs, rt</b>	$rd = rs - rt$ (signed)	000000	rs	rt	rd	00000	100010
<b>subu</b>	<b>rd, rs, rt</b>	$rd = rs - rt$ (unsigned)	000000	rs	rt	rd	00000	100011
<b>slt</b>	<b>rd, rs, rt</b>	$rd = (rs < rt) ? 1:0$ (signed)	000000	rs	rt	rd	00000	101010
<b>sltu</b>	<b>rd, rs, rt</b>	$rd = (rs < rt) ? 1:0$ (unsigned)	000000	rs	rt	rd	00000	101011

  

Register Logic Operations (R-format)			31-26	25-21	20-16	15-11	10-6	5-0
<b>and</b>	<b>rd, rs, rt</b>	$rd = rs \& rt$	000000	rs	rt	rd	00000	100100
<b>or</b>	<b>rd, rs, rt</b>	$rd = rs \mid rt$	000000	rs	rt	rd	00000	100101
<b>xor</b>	<b>rd, rs, rt</b>	$rd = rs \oplus rt$	000000	rs	rt	rd	00000	100110
<b>nor</b>	<b>rd, rs, rt</b>	$rd = \sim(rs \mid rt)$	000000	rs	rt	rd	00000	100111

  

Immediate Operations (I-format)			31-26	25-21	20-16	15-0		
<b>addi</b>	<b>rt, rs, const16</b>	$rt = rs + \text{SignExt}(\text{const16})$	001000	rs	rt	const16		
<b>addiu</b>	<b>rt, rs, const16</b>	$rt = rs + (0000_{16}::\text{const16})$	001001	rs	rt	const16		
<b>slti</b>	<b>rt, rs, const16</b>	$rt = rs < \text{SignExt}(\text{const16}) ? 1:0$	001010	rs	rt	const16		
<b>sltiu</b>	<b>rt, rs, const16</b>	$rt = rs < (0000_{16}::\text{const16}) ? 1:0$	001011	rs	rt	const16		
<b>andi</b>	<b>rt, rs, const16</b>	$rt = rs \& (0000_{16}::\text{const16})$	001100	rs	rt	const16		
<b>ori</b>	<b>rt, rs, const16</b>	$rt = rs \mid (0000_{16}::\text{const16})$	001101	rs	rt	const16		
<b>xori</b>	<b>rt, rs, const16</b>	$rt = rs \oplus (0000_{16}::\text{const16})$	001110	rs	rt	const16		

  

Load & Store Operations (I-format)			31-26	25-21	20-16	15-0		
<b>load</b>	<b>rt, off16(rs)</b>	$rt = \text{mem}[rs + \text{SignExt}(\text{off16})]$	100011	rs	rt	off16		
<b>store</b>	<b>rt, off16(rs)</b>	$\text{mem}[rs + \text{SignExt}(\text{off16})] = rt$	101011	rs	rt	off16		

  

Branch Operations (I-format)			31-26	25-21	20-16	15-0		
<b>beq</b>	<b>rs, rt, off16</b>	if $rs = rt$ , $PC = PC + 4 * \text{SignExt}(\text{off16})$	000100	rs	rt	off16		

  

Jump Operations (J-format)			31-26			25-0		
<b>j</b>	<b>addr26</b>	$PC = PC[31:28]::\text{addr26}::0^2$	000010			addr26		
<b>jal</b>	<b>addr26</b>	$r31 = PC, PC = PC[31:28]::\text{addr26}::0^2$	000011			addr26		

  

Jump Operation (R-format)			31-26			25-0		
<b>jr</b>	<b>rs</b>	$PC = rs$	000000	rs	00000	00000	00000	001000

# Assembler Specifics

## 32-bit MIPS RISC CPU – 1er Laboratorio de EE604 O-P Introducción a Microcontroladores – UNI-FIEE 2025-2

<b>Organization:</b>	<ol style="list-style-type: none"> <li>Each line will contain at most 1 instruction as specified by the Instruction Set table.</li> <li>All operands must be separated by a comma “,”.</li> <li>All lines containing an instruction must start with the operand mnemonic. Examples: <ol style="list-style-type: none"> <li>YES:    add r1, r2, r3</li> <li>NO:     &lt;space&gt; add r1, r2, r3</li> <li>NO:     &lt;tab&gt; add r1, r2, r3</li> <li>NO:     / add r1, r2, r3</li> </ol> </li> <li>Comments can be on any line but must be preceded by “//”. Examples: <ol style="list-style-type: none"> <li>YES:     addi   r3, r0, 0   //add r0 + 0             beq     r3, r2, endloopa   //branch to endloopa</li> <li>YES:     //add r0 + 0             addi    r3, r0, 0             //branch to endloopa             beq     r3, r2, endloopa</li> </ol> </li> </ol>		
<b>Spacing:</b>	<ol style="list-style-type: none"> <li>All operand mnemonics must be followed by a space “ ” or tab “/t”.</li> <li>Additional spacing using “ ” and “/t” can be included between operands and after the instruction. Examples: <ol style="list-style-type: none"> <li>YES:     add &lt;space&gt;&lt;/t&gt;r1, r2, r3</li> <li>YES:     add r1,&lt;space&gt;r2, r3</li> <li>YES:     add r1, r2, &lt;/t&gt;&lt;/t&gt;&lt;space&gt;r3</li> <li>NO:      &lt;space&gt; add r1, r2, r3</li> </ol> </li> <li>Blank lines in between instructions can be included. Example: <ol style="list-style-type: none"> <li>add r1, r2, r3  and r11, r4, r5 load r4, 0(r6)</li> </ol> </li> </ol>	<b>Branches and Jumps:</b>	<ol style="list-style-type: none"> <li>Labels must be in their own line and be terminated by a “:”. Example: <ol style="list-style-type: none"> <li>addi   r3, r0, 0 beq     r3, r2, endloopa addi    r4, r0, 0 endloopa: add     r3, r2, r4</li> </ol> </li> <li>Branch/Jump instructions will accept any of the following input formats for the offset/address (immediate values must be in decimal): <ol style="list-style-type: none"> <li>YES:     beq r1, r2, label</li> <li>YES:     beq r1, r2, 46</li> <li>YES:     beq r1, r2, -7</li> <li>YES:     j label</li> <li>YES:     j 46</li> </ol> </li> </ol>