

	1	2	3	4	5	6	7	8	
A	D0 UART.RX D1 UART.TX NC D5 M1PWM D2 M2PWM NC NC NC	U4 PE0 (RXD0/PCINTS) PE1 (TXD0) PE2 (XCK0/AIN0) PE3 (OC3A/AIN1) PE4 (OC3B/INT4) PE5 (OC3C/INT5) PE6 (T3/INT6) PE7 (CLKO/ICP3/IN	PF1 (ADC1) PF2 (ADC2) PF3 (ADC3) PF4 (ADC4/TCK) PF5 (ADC5/TMS) PF6 (ADC6/TDO)		5VHI_VOLTAGE 5VHI_CURRENT	VBAT_VOLTAGE 5VHI_VOLTAGE 5VHI_CURRENT 5VHI_PG 5VLO_CURRENT RESET	MIENA ENA MIENB ENB MIINA INA MINB INB MIPWM PWM MISENSE SENSE	MCTL1	A
В	D17	12 PH0 (RXD2) 13 PH1 (TXD2) 14 PH2 (XCK2) 16 PH3 (OC4A) 17 PH5 (OC4C) 18 PH6 (OC2B) 27 PH6 (OC2B) PH7 (T4)	TIC (TIBETS/TER(T25)	86 A11 A11 85 A12 A12 84 A13 A13 83 A14 A14 82 A15 A15	5VHI_EN SENSE_EN SBC_SHDN SPI_EN	SBC_SHDN SPI_EN	Motor Control M2ENA ENA M2ENB ENB M2INA INA M2INB INB M2PWM PWM M2SENSE SENSE	MCTL2	В
C	D53 SS D52 SCK D51 MOSI D50 MISO D10 SBC SHDN D11 D11 D12 D12 D13 D13	19 PB0 (SS/PCINTO) 20 PB1 (SCK/PCINT1) 21 PB2 (MOSI/PCINT2 22 PB3 (MISO/PCINT2 23 PB4 (OC2A/PCINT2 25 PB5 (OC1A/PCINT2 26 PB7 (OC0A/OC1C/I	5) PA5 (AD5) FA6 (AD6)	78	GPIO D6 D7 D8 D8 D9 D9 D11 D12 D13 D12 D13 D42		M3ENA ENA M3ENB ENB M3INA INA M3INB INB M3PWM INB M3SENSE SENSE	MCTL3	С
D	D49 D49 D48 D48 D47 D47 D46 D46 D45 D45 D44 D44 D43 D43 D42 D42	35 PL0 (ICP4) 36 PL1 (ICP5) 37 PL2 (T5) 38 PL3 (OC5A) 39 PL4 (OC5B) 40 PL5 (OC5C) 41 PL5	PJ2 (XCK3/PCINT11)	65 NC 64 D14	D42 D43 D43 D44 D45 D45 D46 D47 D48 D49 D49 A8 A9 A8	GPIO	$\begin{array}{c} \text{UART} \\ \text{UART.TX} \\ \text{UART.RX} \end{array} \xrightarrow{\text{TX}} \begin{array}{c} \text{TX} \\ \text{RX} \end{array}$	UART 12C	D
	D21 SCL D20 SDA D19 D18 NC NC NC D38	43 PD0 (SCL/INT0) 44 PD1 (SDA/INT1) 45 PD2 (RXD1/INT2) 47 PD3 (TXD1/INT3) 48 PD4 (ICP1) 49 PD5 (XCK1) 50 PD7 (T0)	PC7 (A15) PC6 (A14) PC5 (A13) PC4 (A12) PC3 (A11) PC2 (A10) PC1 (A9) PC0 (A8)	60 SS2 D30 59 M2INA D31 28 M2ENA D32 57 M2ENB D33 26 M2INB D34 55 SS3 D35 54 M3INA D36 53 M3ENA D37	A10 A9 A11 A10 A12 A11 A12 A12 A13 A14 A13 A15 A15		$\begin{array}{c} \text{SPI} \\ \underline{\text{SCK}} \\ \underline{\text{MOSI}} \\ \underline{\text{MISO}} \\ \end{array} \xrightarrow{\bullet} \begin{array}{c} \text{SCK} \\ \underline{\text{MOSI}} \\ \underline{\text{MISO}} \\ \end{array}$	SPI SSI	
Е	D4 SPI_EN NC NC D39 M1INB D40 M3ENB D41 M3INB	PG5 (OCOB) 28 PG4 (TOSC1) 28 PG3 (TOSC2) 70 PG2 (ALE) 52 PG1 (RD) PG0 (WR)	VCC VCC VCC VCC AVCC AREF		MCU_SUPPORT Microcontroller Supp VCC AL1 XTAL1 XTAL2 XTAL2 AVCC ACC AREF	ort.SchDoc	<u>\$</u> <u>\$</u>	$\overline{S2}$ \times $\overline{SS2}$ $\overline{S3}$ \times $\overline{SS3}$	Е
F	XTAL1 XTAL2	30 RESET 34 33 XTAL1 XTAL2 ATmega2560-16AU	GND GND GND GND GND	99 81 62 32 11 GND	Title: Microc Size: Letter Date: 5/1/20	Drawn By: Joseph		Tennis Butler	F
	1	2	3	4	5	6	7	8	















