



Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Activity

Digital Logic

CS6133 - Computer Architecture I

Vikram Padman

Polytechnic Institute of New York University

vikram@poly.edu



Agenda

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Activity

- 1 Recap
- 2 Reading List
- 3 Where Are We Going?
- 4 Digital Logic Circuits
- 5 Combinatorial Building Blocks
- 6 Timing Analysis
- 7 Synchronous Building Blocks
- 8 Combinatorial vs Synchronous Logic
- 9 Activity



Recap

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Activity

- Hierarchical and Layered design
- Binary Numbers, Addition and Subtraction
- Logic Gates
- Digital Discipline



Reading List

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Activity

- “Digital Design and Computer Architecture”, Chapter 2, chapter 3 section 3.1-3.3 and 3.5, chapter 5 section 5.1 and 5.2



Where Are We Going?

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Activity

- Why are we looking at digital electronics?



Where Are We Going?

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Activity

- Why are we looking at digital electronics?
 - ① Charles Babbage built a mechanical computer.



Where Are We Going?

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Activity

- Why are we looking at digital electronics?
 - ① Charles Babbage built a mechanical computer.
 - ② John Von Newman and A.M.Turing theorized an electronic Digital computer, which we use today.



Where Are We Going?

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.


C.L. vs S.L.

Activity

- Why are we looking at digital electronics?
 - ① Charles Babbage built a mechanical computer.
 - ② John Von Newman and A.M.Turing theorized an electronic Digital computer, which we use today.
- We are here to understand how a digital computers work and we will do that by:
 - Understanding the fundamental of digital logic circuits
 - Building a small CPU with a handful of instructions

A digital logic circuit is composed of

- ① Functional Specifications
 - ① Inputs
 - ② Outputs
- ② Timing Specifications




1 Functional and Timing Specifications

2 Nodes

- Input Ports: A, B, C
- Output Ports: Y, Z
- Internal Wires: n1

3 Circuit Elements or Components

- E1, E2, E3
- Internal elements are digital circuits by themselves





Digital Logic Circuits

Type of Digital Logic Circuits

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Activity


- **Combinatorial Circuits**

- Memoryless
- Only current input values determine outputs

- **Synchronous or Sequential Circuits**

- Has memory
- Current and previous input values determine future outputs

- Boolean equations are used to specify outputs in terms of inputs
- Example:



$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$

Rules of Combinatorial Components/Elements

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

Intro C.B.B.


T.A.

S.C.


C.L. vs S.L.

Activity


- Every component within a combinatorial element is also combinatorial
- Every internal node (or wire) is an input and connects to exactly one output
- The component does not contain cyclic paths




(a)




(b)




(c)



(d)



(e)



(f)

Find the culprit

Combinatorial Building Blocks

Logic Gates

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.


Intro
C.B.B.

T.A.

S.C.

C.L. vs S.L.

Activity



- Fundamental building blocks that are used in all digital electronic devices.
- Logic gates are used to build general purpose components (such as Adder / Subtractors, MUX / DEMUX ...etc)
 - General purpose components are then used to build larger, function specific, components such as arithmetic and logic unit, control unit and various type of memories.
 - Many function specific components are assembled together to make a microprocessor, I/O HUB, SRAM ... etc
- Completeness Theorem:** NAND or NOR gate could be used to build any boolean function.

Combinatorial Building Blocks

Multiplexer

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

Intro

C.B.B.


T.A.

S.C.

C.L. vs S.L.

Activity

- Select between one of **N** inputs to connect to output
- A control signal of size $\log_2(N)$ bit(s) is used for selection



S	D ₁	D ₀	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Combinatorial Building Blocks

Multiplexer

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

Intro


C.B.B.

T.A.

S.C.

C.L. vs S.L.

Activity




S	D ₁	D ₀	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


Using Logic Gates

S	D _{1:0}			
	00	01	11	10
0	0	1	1	0
1	0	0	1	1

$$Y = D_0 \bar{S} + D_1 S$$



Using Tristates



$$Y = D_0 \bar{S} + D_1 S$$

Combinatorial Building Blocks

Multiplexer - 4 to 1 MUX

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

Intro


C.B.B.

T.A.


S.C.

C.L. vs S.L.


Activity



(a)



(b)




(c)

- Using the MUX as a Look Up Table (LUT) ¹


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = AB$$



¹Fundamental block in a FPGA

- **N** inputs to 2^N outputs
- One-hot outputs: One one output is “Active” at any given time



A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Combinatorial Building Blocks

De-Multiplexer or Decoders

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

Intro


C.B.B.

T.A.

S.C.


C.L. vs S.L.

Activity




A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Using Logic Gates



- Logic Function using De-MUX/Decoder





- Which gate is being implemented here?

Lets consider the following ternary statements:

$$O = (A > B) ? A : B$$

$$A = (I > 1) ? I : 0$$


$$B = (I < 1) ? I : 0$$




```

1 | char A[8]; char O; char I; int i;
2 | I = getc() - 48;          \\ get user input valid input are numbers 0 to 7
3 | memset(A,0,sizeof(char)*8); \\ Initialize array A
4 | A[I] = 1;                \\ Set I'th position to 1
5 | for(i=0;i<8;i++){        \\Decode array A
6 |     if(A[i]==1){
7 |         O = i;
8 |         break;
9 |     }
10|}


```







Inputs			Outputs	
Cin	A	B	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


- A full adder could be used for subtraction by converting the negative number into a 2's complement number.
- For example lets say we want to perform $sum = A - B$ we could convert this into $sum = A + (not B + 1)$



- Propagation delay between input and output



- **Propagation Delay:** t_{pd} is the max delay from input to output
- **Contamination Delay:** t_{cd} is the min delay from input to output





Timing Analysis

Propagation & Contamination Delay

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Activity

- Delay is caused by
 - Capacitance and resistance in a circuit
 - Speed of light limitation
- Reason why t_{pd} & t_{cd} may be different:
 - Inputs may have different rise and fall time
 - Circuits slow down when hot and speed up when cold

Timing Analysis

Propagation & Contamination Delay

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.


T.A.



S.C.

C.L. vs S.L.

Activity

- **Critical Path:** Long path from input to output
- **Short Path:** Shortest path from input to output





- Output of sequential logic depends on the current and *prior* input values - it has **memory**
- Some Definitions:
 - **State**: All information about a circuit necessary to explain its future behaviour
 - **Latches and Flip-Flops**: State elements that store one binary bit
 - **Synchronous Circuit**: Combinational logic followed by a bank of flip-flops

● Synchronous Circuit:

- Gives sequence to events
- Has short-term memory
- Uses feedback from output to store information

● State Element:

- The current state of a circuit influences its future behavior
- State elements store the current state
- Types of State Elements:
 - Bistable Circuit
 - SR Latch
 - D Latch
 - D Flip-Flop & Registers

Synchronous or Sequential Logic

D Flip-Flop & Registers

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C


C.C.

T.A.

S.C.


C.L. vs S.L.

Activity



(b)

CLK	D	\bar{D}	S	R	Q	\bar{Q}
0	X	\bar{X}	0	0	Q_{prev}	\bar{Q}_{prev}
1	0	1	0	1	0	1
1	1	0	1	0	1	0



Synchronous or Sequential Logic

D Flip-Flop & Registers

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.


T.A.

S.C.

C.L. vs S.L.

Activity

- A flip-flop is a basic memory element built using logic gates. It is used to store state information
- A notation for time: Lets say t is the current time and $t + 1$ is the very next moment in future, t is usually specified in seconds, ms, us, ns, ps ...etc
- A register is a flip-flop triggered by a clock (CLK)



Synchronous or Sequential Logic

Clock Generators and Dividers

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.


T.A.

S.C.

C.L. vs S.L.

Activity

- A Clock Generator produces the “CLK”, the timing signal
- In Digital logic, a square wave with 50% duty cycle and constant period, or frequency, is used for clock input
- Dedicated circuit is used to generate precise clock signal
- A clock divider or multiplier generates several phase aligned clock signals from a single clock input and each output frequency could be some multiple of input frequency





Combinatorial vs Synchronous or Sequential Logic

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.

C.L. vs S.L.

Combinatorial
Logic


Synchronous
Logic

Combinatorial vs
Synchronous
Logic


Activity

- **Combinatorial Logic**
 - Memoryless
 - Only current input values determine outputs
- **Synchronous or Sequential Logic**
 - Has memory
 - Current and previous input values determine outputs


- A boolean equation is implemented using combinatorial logic




- A boolean equation is implemented using combinatorial logic
- Combinatorial logic contains logic gates, adders, multipliers, encoders ... etc.




- A boolean equation is implemented using combinatorial logic
- Combinatorial logic contains logic gates, adders, multipliers, encoders ... etc.
- The output depend on the current state of the input



- Uses both register and combinatorial logic



- Uses both register and combinatorial logic
- Registers are used to synchronize timing



Combinatorial vs Synchronous Logic

Digital Logic

Vikram
Padman

Agenda

Recap

Reading List

WAWG

D.L.C

C.C.

T.A.

S.C.




C.L. vs S.L.

Combinatorial
Logic

Synchronous
Logic

Combinatorial vs
Synchronous
Logic

Activity



For activities 1 & 2 you should use slow_adder project file.

① Design Analysis:

- ① List and explain the types of logic gates used in adder_16 and its sub-modules
- ② You have been tasked to build a 64-bit adder/subtractor. Could you use adder_16 as a sub-module to build a 64-bit adder/subtractor? If yes, how? if not, why?
- ③ What is the maximum frequency (f_{max}) at which slow_adder will run reliably? Does it run at the same speed in all temperatures (0C and 85C)? If not, why?
- ④ What is “out_reg” and its purpose? Give detailed description of this component.

② Functional Analysis:

- ① How does adder_16 perform subtraction?
- ② List, explain and write function specification for each sub-module within adder_16.
- ③ What is the use of “Cout”, an output of adder_16, and does it confirm to functional specification? If not, why? and how could you fix it?

Use fast_adder project for the activities 3 & 4.

③ Timing Analysis:

- ① By design, how many logic levels are there in adder16?
- ② How fast (MHz) is the clock running in fast_adder?
- ③ Does fast_adder meet fmax requirements? If not, why?

④ Redesign:

- ① Redesign fast_adder, in paper, to meet timing requirement.
- ② Implement your modification using Quartus II software and test it in DE0-Nano. You should make sure that your new design meets timing requirement before downloading it to DE0-Nano.