

Instruction Set Architecture (ISA) - Part V

> Vikram Padman

Agenda

Simply CPU

iviia Term

Instruction Set Architecture (ISA) - Part V

CS6133 - Computer Architecture I

Vikram Padman

NYU Polytechnic School of Engineering

vikram@poly.edu



Agenda

Instruction Set Architecture (ISA) - Part V

> Vikram Padmar

/ igcilida

Simply CPU

- Introduction Part I
- Classifying ISA Part I, II, III and IV
- Simply CPU Revisited Part V
 - ISA Instruction Set and encoding
 - Control Main and ALU control units
 - Data Path R-Type, I-Type and Branch
- Midterm Project



Instruction Set and Encoding

Instruction Set Architecture (ISA) - Part V

Vikram Padmar

Agenc

Simply CPI

Control Data Path


Data Patr

Simply CPI

SA

Mid Term

- Instructions:
 - Computational add, sub, or, and: rd = rs op rt, R-Type & addi: rt=rs+IMM, I-Type
 - Memory Iw, sw: Load word, rt=mem[rs+offset], store word, mem[rs+offset]=rt, I-Type
 - Compare slt: Set on Less than, rd=(rs < rt)?1:0, R-Type
 - Control beq: Branch equal, pc += (rs==rt)?(Addr+4):4, I-Type
 - I/O Out: Output, out port = rs, O-Type
- Memory Alignment : 32-bit word aligned
- Number of Registers : 32
- Format: 32-bit Fixed format





Instruction Set and Encoding

Instruction Set Architecture (ISA) - Part V

Vikram Padmar

Agen

Simply CPU

Control Data Path

Data Pat

add: Opcode = b"000000", funct = b"100000"

a sub: Opcode = b "000000", funct = b "100010"

3 and : Opcode = b "000000", funct = b "100100"

or: Opcode = b"000000", funct = b"100010"

3 addi : Opcode = b "100000", funct = b "XXXXXX" 1

o nop : Opcode = b"000000", funct = b"000000"

slt : Opcode = b"000000", funct = b"101010"

10 Iw: Opcode = b "100011", funct = b "XXXXXX" 1

sw: Opcode = b"101011", funct = b"XXXXXX"¹

beq: Opcode = b"000100", funct = b"XXXXXX"¹

u out : Opcode = b"101100", funct = b"XXXXXX"¹

 $^{^{1}}X = Don't care$



Need for Control signals

Instruction Set Architecture (ISA) - Part V

> Vikram Padman


Agend:

Simpl

Control

Data Pat

Simple CPU's top level:



From "Computer Organization and Design" page 302



Need for Control signals

Instruction Set Architecture (ISA) - Part V

Vikram Padman


Agend:

Simply

Control

Mid Term

Simple CPU's top level with MUXs and control signals:



From "Computer Organization and Design" page 320



Need for Control signals

Instruction Set Architecture (ISA) - Part V

> Vikram Padman


Agenda

Simply

Control

Data Fat

Simple CPU's top level with Main and ALU control units







Main Control Unit

Instruction Set Architecture (ISA) - Part V


> Vikram Padman

Agenda

Simply CP

Data Path

Mid Tern



Ш	Opcode	RegDest	MemToReg	MemRead	MemWrite	ALUOp	ALUSrc	RegWrite	Branch	OutEn
ш	lw:b"100011"	P,0,	b'1'	b'1'	P,0,	Ь"00"	b'1'	b'1'	P,0,	P,0,
ш	sw:b"101011"	P,X,	P,X,	Ь'0'	b'1'	Ь"00"	b'1'	P,0,	P,0,	b'0'
ш	beq:b"000100"	P,X,	b'X'	P,0,	P,0,	b"01"	b'0'	P,0,	b'1'	P,0,
ш	add:b "000000"	b'1'	P,0,	Ь'0'	Ь'0'	Ь"10"	P,0,	b'1'	P,0,	P,0,
ш	sub:b"000000"	b'1'	P,0,	P,0,	P,0,	b"10"	b'0'	b'1'	P,0,	P,0,
ш	and:b "000000"	b'1'	P,0,	P,0,	P,0,	b"10"	P,0,	b'1'	P,0,	P,0,
II C	or:b "000000"	b'1'	P,0,	Ь'0'	Ь'0'	Ь"10"	P,0,	b'1'	P,0,	P,0,
10	slt:b"000000"	b'1'	P,0,	P,0,	Ь'0'	ь"10"	b'0'	b'1'	P,0,	P,0,
ш	nop:b"000000"	P,X,	b'X'	b'X'	P,0,	Ь"XX"	b'X'	P,0,	P,0,	P,0,
Ш	addi:b"100000"	P,0,	P,0,	b'1'	Ь'0'	Ь"00"	b'1'	b'1'	P,0,	P,0,
ш	out:b "000000"	P,X,	b'X'	b'X'	P,0,	Ь"XX"	b'X'	P,0,	P,0,	b'1'



Main Control Unit

Instruction Set Architecture (ISA) - Part V


> Vikram Padman

Agenda

Simply CP

Control

Mid Term





ALU Functions

Instruction Set Architecture (ISA) - Part V

> Vikram Padman


Agenda

.

ISA

Control Data Path

M:J T-....



ALUop	Function
b"000"	AND
b"001"	OR
b"010"	add
b"110"	sub
b"111"	slt
Others	nop



ALU Control Unit

Instruction Set Architecture (ISA) - Part V

> Vikram Padman


Agenda

Simply (

Control

Data Path

4: d T.....



Opcode	aluop	funct	ALU Func.	alu₋op
lw:b"100011"	b"00"	XXXXXX	add	b"010"
sw:b"101011"	b "00"	XXXXXX	add	b"010"
beq:b "000100"	b"01"	XXXXXX	sub	b"110"
add:b "000000"	b"10"	b"100000"	add	b"010"
sub:b"000000"	b"10"	b"100010"	sub	b"110"
and:b "000000"	b"10"	b"100100"	and	b"000"
or:b "000000"	b"10"	b"100101"	or	b"001"
slt:b"000000"	b"10"	ь"101010"	slt	b"111"



R-Type Instruction


Instruction Set Architecture (ISA) - Part V

> Vikram Padman

Agenda

Simply CPU

Data Path



From "Computer Organization and Design" page 324



I-Type Instruction

Instruction Set Architecture (ISA) - Part V


> Vikram Padman

Agenda

Simply CPU ISA

Data Path

Mid Term



From "Computer Organization and Design" page 324



Branch Instruction

Instruction Set Architecture (ISA) - Part V


> Vikram Padman

Agenda

Simply CPU

Data Path

Mid Torm



From "Computer Organization and Design" page 324



Simple CPU in DE0-Nano

Instruction Set Architecture (ISA) - Part V


> Vikram Padman

Agenda

Simply CPU

Control Data Path

Mid Tern





Mid Term Project Part 1: MIPS Registers (10 Points)

Instruction Set Architecture (ISA) - Part V

Vikran Padma

Agenda

imply CPI

Mid Term
Part 1
Part 2

- The data memory in MIPS CPU is running at the same speed as the CPU so it could fetch data in one clock cycle, just like the register file (RF).
 - what is purpose of having a 32 registers? Could RF be reduced to 16 or 8? (2.5)
 - What is impact and benefits of reducing the size of the RF? (2.5)
- Why is instruction memory read only? Are there any advantages in enabling write access to instruction memory? (5)



Mid Term Project Part 2: Understanding Simple CPU (mips_ss_v2.gar) (20 Points)

Instruction Set Architecture (ISA) - Part V

> Vikram Padmar

Agenda

imply CP

Mid Term
Part 1
Part 2
Part 3

Understanding Simple CPU (mips_ss_v2) is important to complete the rest of the midterm project. In this part you will write an assembly programs in binary and execute it in mips_ss_v2 CPU running in DE0-Nano.

Fibonacci Number Generator: (20)

- Write a program that generates Fibonacci numbers up to Fib-40 and could backwards to 0 decrementing by 1.
- Your program should display 8 least significant bits of each number you generate in the above part through the LEDs.
- While counting back you should blink the LEDs whenever the count value is equal to a Fibonacci number.

For this part you must submit the programs you wrote and signal tap II capture file.



Mid Term Project

Part 3: Advanced Addressing modes (mips_ss_v2.qar) (70 Points)

Instruction Se Architecture (ISA) - Part V

> Vikram Padmai

Agenda

Simply CP

Mid Term Part 1 Part 2 Part 3 As implemented, mips_ss_v2 only supports register and immediate addressing modes. For this part add the following addressing modes to mips_22_v2:

- Indexed (30)
- Autoincrement and Autodecrement (40)

You report should at least contain, but not limited to, the following: Instruction formats, implementation details, modification to control unit and signal, detailed description of any new modules you implemented.¹

Refer to the last years midterm project report to understand what your report should contain.

¹Partial credit (75% max) will awarded for a reasonable non-functional a ~