

Pipelining

Vikram Padman

Agenda

Introduction

i ipelliled Ci i

Hazards

Activity

### **Pipelining**

CS6133 - Computer Architecture I

Vikram Padman

Polytechnic Institute of New York University

vikram@poly.edu



# Agenda

Pipelinin

Vikram Padman

Agenda

.....

Simple CPI

Pipelined CP

Hazard:

- What is CPU Pipelining?
- Simple CPU
  - Instruction fetch IF
  - Instruction decode/register fetch ID
  - Secution | Execution | Exec
  - Memory Access MEM
  - Write-back cycle WB
- Pipelined CPU
- 4 Hazards
  - Structural
  - O Data
  - Control
- Activity



### What is Pipelining?

Pipelining

Vikram Padman

Agend

Introduction


meroduceio

Dipolined CD

. ipciiiica ci

Hazards

ACTIVITY





# Pipelined CPU

Pipelinin,

Vikram Padman

Agenda

Introduction

Pipelined CPU

Hazards

 "Pipelining is an implementation technique whereby multiple instructions are overlapped in execution."

Case for pipelining a CPU:

- An instruction is executed by many stages within a CPU, sequentially.
- ② In an unpiplined CPU only one stage is active at any given clock cycle.
- Opening increases CPU's efficiency dramatically by executing subsequent instruction at every clock cycle.
- In a pipelined CPU every stage could be active every clock cycle.



# Simple CPU Un-Pipelined

Pipelining

Vikram Padman


Agenda

Introduction

meroduction

\_. . . . \_\_

Hazards



From "Computer Organization and Design" page 322



# Instruction Fetch Stage IF

pelining

Vikram Padman

Agenda


Introductio

Execution Star

Performance

Pipelined

Hazards



- Send PC to Instruction Memory and fetch a new instruction
- Increment PC by 4 or load PC



## Instruction Decode/Register Fetch Stage ID

Pipelining

Vikram Padman

Agenda


Introductio

Execution Stag

Performance

. . . . . .

ID: Instruction decode/ register file read



- The Control Unit decodes the instruction
- The Register file reads source operands as specified in the instruction
- Sign-extend the offset field



## Execution Stage **EX**

ipelinin

Vikram Padman

Agenda Introduction

Simple CPU
Execution Stage
Performance

Pipelined CPU

Hazards

ADD Zero result

EX: Execute/ address calculation

- Calculate new PC by adding sign-extended offset to current PC, in case of branch instruction
- The ALU performs one of the following operation:
  - Memory reference ALU adds the base register and sign-extended offset to form the effective address
  - Register-Register ALU operates on operands as specified by ALU-Opcode
  - Register-Immediate ALU uses the first operand and sign-extended offset to perform operation specified by ALU-Opcode



# Memory **MEM**



MEM: Memory access



- The memory either write or output data from the effective address calculated in the previous stage
- For a store instruction causes the memoru to store data present in "write data"



#### Write Back WB

Pipelinin,

Vikram Padman

Agend

Introduction

Simple CPU

Porformance

Pinelined CF

•

i iazaiu:

Activit



WR: Write back

 Data results from R-type (ALU) or load instruction is written back to register file.



# Simple CPU's Pipeline Boundaries

Pipelining

Vikram Padman

Agenda


Introductio

Execution Stage

Performance

Pipelined CF

Hazards



Copyright © 2009 Elsevier, Inc



## Performance of Simple CPU

Pipelining

Vikram Padman


Agenda

Introduction

Simple CPU
Execution Stages

Pipelined CP

Hazards



Copyright ©2009 Elsevier, Inc



### Performance of Simple CPU

ipelining

Vikram Padman


Agenda

Introductio

Simple CPU
Execution Stages

Pipelined CP

Hazards





# Pipelined CPU

ipelining

Vikram Padman


Agenda

Introduction

Simple ci o

Pipelined CPU

Hazards



Copyright © 2009 Elsevier, Inc



## Performance of Pipelined CPU

Pipelining

Vikram Padman


Agenda


Introduction

Simple CPL

Performance

Hazards







### Hazards

Pipelinin

Vikram Padman

Agenda Introducti

Simple CPU

Pipelined CP

#### Hazards

Structura Data Control  Hazards are conditions that prevents the execution of an instruction in its designated clock cycle. Hazards could reduces the performance gained from pipeling and could be categorized into three major types:

- Structural hazards arise due to resource conflicts
- Data hazards due to overlapping instructions
- Control hazards due to flow altering instructions (Branch/Jump)
- Stalls or "NOPs" are injected into the pipeline to mitigate hazards
- Compilers re-organize the instruction stream to mitigate hazards
- Finally, the pipeline by itself could be re-organized or redesigned with additional hardware to prevent hazards and stalls



#### Hazards Structural Hazards

Pipelining

Vikram Padman

Agenda Introduction

Simple Cr 0


Pipelined CP

Hazard

Structural

Control

- Typically caused due to resource constraints in a CPU that is not fully pipelined.
- Assume there was only one memory, instead of two:



#### Hazards Structural Hazards

ipelinin

Padmar

Agenda

Introduction

D: !: 1.CD

. .

Structural

- Structural Hazards are generally fixed by adding or modifying components in a CPU
- In situations were power, size and/or application requirements prevent additional hardware. Software assistance is necessary to inject "NOPs" or re-order instructions to prevent structural hazards.



**Pipelinin** 

Vikram Padman

Agenda

Introduction

Pipelined CP


Hazards

Data

Activity

 Data Hazards occurs when there are data dependencies within instructions that are in the pipeline. For example:

- ① add \$s0, \$t0, \$t1
- 2 sub \$t2, \$s0, \$t3



Copyright ©2009 Elsevier, Inc



ipelinin

Padmai

Introductio

Hazards Structural

Activity

Data Hazards could be solved by:

- Forwarding A hardware module that allows data to bypass some modules.
- Stalls/NOPs Injecting NOPs into the pipeline
- Instruction Reordering Either a compiler or CPU itself re-order instruction to mitigate data hazards



Pipelinin,

Padman

Agenda . . .


Pinelined CE

Hazards


Structural Data

Activity

#### • Forwarding:



#### • Stall/NOPs:



Copyright ©2009 Elsevier, Inc

Pipelinin

Padman

Agenda

Introduction

Pipelined CPU

Hazards Structural

Data

Activity

#### Instruction Reordering :

- Iw \$s0, 20(\$t1)
- 2 sub \$t2, \$s0, \$t3
- 3 add \$s5, \$s8, \$t6
- Iw \$s0, 20(\$t1)
- add \$s5, \$s8, \$t6
- sub \$t2, \$s0, \$t3



Pipelinin

Vikram Padman

Agenda

Introduction


C:---I- CDI

Pinelined CP

. .

C. . .

Data





# Hazards Control Hazards

Pipelining


Padman

Agenda Introduction

Distribution

Hazards Structural Data

- Control Hazards are more complex and expensive than the previous once.
- Expensive in terms of performance penalties it causes and implementation complicity to mitigate control hazards.
- This hazard occurs from the fact that a branch or Jump depends on the result of another instruction





### Week 10 Activity 1

Pipelinin

Vikram Padmai

Agenda Introduction

Pipelined CPI

Hazards

- Read section 2 in Appendix C(Ed. 5) or A (Ed. 4) in "Computer Architecture - A Quantitative Approach" and answer the following:
  - How could the effects of control hazards be minimized by reordering instructions?
  - Oescribe static and dynamic branch predication techniques.
  - How could a compiler influence the branch predication hardware in a CPU?