

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

Activity

# Simple CPU

## CS6133 - Computer Architecture I

Vikram Padman

Polytechnic Institute of New York University

[vikram@poly.edu](mailto:vikram@poly.edu)

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

Activity

## ① Clocking Methodology

## ② Functional Units of a CPU

- ① Program Counter (PC)
- ② Instruction Memory (IM)
- ③ Register File (RF)
- ④ ALU
- ⑤ Data Memory (DM)
- ⑥ Control Units (CU)

## ③ Activity

Lecture material from “Digital Design and Computer Architecture”, Chapter 7 in first or Second edition, and “Computer Organization and Design” chapter 4 in fourth edition or chapter 5 in third edition

## Simple CPU

Vikram  
Padman


## Agenda

## Clocking Methodology

## CPU

## Activity

- Clock is the fundamental signal that provided timing to all logic elements
- Each component uses the clock signal to determine when it could read or write data
- A clocking methodology provided predictability.
- Commonly used clocking methodology:
  - Data is stored and updated by a state element (registers) only on a clock edge (Edge-Triggered)
  - Combinatorial logic element compute during clock cycle.



# Functional Units of a CPU

## Simple CPU

Vikram  
Padman


## Agenda

Clocking  
Methodology

## CPU

PC  
IM  
RF  
ALU  
DM  
CU

## Activity



# Program Counter (8-bit)

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM



RF

ALU

DM

CU

Activity



# Instruction Memory (8-bit)

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM



RF

ALU

DM

CU

Activity



# Instruction Memory Interface

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# Instruction Memory Level 1

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity





# Register File Interface

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# Register File Level 1

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# Register File Level 2 (reg16)

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# Register File Level 3 (reg4)

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



## Simple CPU

Vikram  
Padman

## Agenda

Clocking  
Methodology


## CPU

PC  
IM  
RF

## ALU

DM  
CU

## Activity



# ALU Level 1

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# Data Memory Interface

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# Data Memory Level 1

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity





# Control Unit Interface

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# Control Unit Level 1

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# Control Unit Level 2

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# ALU Control Unit Interface

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



# ALU Control Unit Level 1

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

PC

IM


RF

ALU

DM

CU

Activity



## Simple CPU

Vikram  
Padman

## Agenda

Clocking  
Methodology

CPU

Activity

Consider the following logic delay:

Temp. \ L.E.	Gate	Register
	Propagation Delay	
85 °C	.9ns	.9ns
50 °C	.7ns	.9ns
10 °C	.6ns	.7ns

1 For each temperature profile, calculate the longest and smallest combinatorial path delay in the Simple CPU described in this lecture.

- Hints: The longest combinatorial path has the maximum number logic gates from input to output. Smallest is the minimum number of gates from input to output. Total delay  $\approx$  sum of all module delays

## Simple CPU

Vikram  
Padman

### Agenda

Clocking  
Methodology

CPU

Activity

**SignalTap II and Memory Editor:** The simple CPU will use Quartus II SignalTap II and Memory Editor software features. SignalTap II is an in-logic analyser used to debug designs implemented in Altera FPGAs. In this activity, you will have an opportunity to get introduced to these features and get accustomed to their debugging capabilities. For this activity you would be using mips\_basic.qar project archive.

You will use three Quartus tools in this activity:

- ① Custom GUI tcl script (gui\_front\_2.tcl) and “quartus\_stp”
- ② Quartus II - In-System Memory Content Editor
- ③ Quartus II - Signal Tap II

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

Activity

## ① Memory Initialization File MIF:

- What is a .mif file and how is it used?
- Describe .mif file format that is used by Altera's Quartus II software.
- Using "In-System Memory Content Editor" write the following into memories and submit a screen capture for each.
  - ① Write "CS6133-your name" into IRAM. See video for demonstration
  - ② Write "CS6133-your last name" into DRAM. See video for demonstration



Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

Activity

## ② SignalTap II and gui\_front\_2.tcl:

- Launch SignalTap II by typing “quartus\_stpw mips\_basic.stp &” in the command line from the project directory. (See demonstration)
- Launch gui\_front\_2.tcl by typing “quartus\_stp -t gui\_front\_2.tcl” in the command line from the project directory
- Read SignalTap II documentation <sup>1</sup> and submit procedures to perform the following tasks
  - ① Testing ALU's functionalities using gui\_front\_2.tcl and SignalTap II
  - ② Testing Program Counter's functionalities using gui\_front\_2.tcl and SignalTap II
  - ③ Reading the contents on instruction and data memory using SignalTap II.
  - ④ Reading the contents of register file using SignalTap II

<sup>1</sup>[http://www.altera.com/literature/hb/qts/qts\\_qii53009.pdf](http://www.altera.com/literature/hb/qts/qts_qii53009.pdf)

Simple CPU

Vikram  
Padman

Agenda

Clocking  
Methodology

CPU

Activity

## ③ Answer the following questions:

- ① Explain the purpose of strb\_module in mips\_basic.
- ② When and why does “led0” connected to ALU light up?
- ③ The clock wire in the schematic seems to be disconnected, how is this working?
- ④ What is purpose of “rst\_out” signal?
- ⑤ What is the clock frequency used in mips\_basic?
- ⑥ Is mips\_basic ALU same as the ALU in this lecture? If not, why? support your answer with details.

## Simple CPU

Vikram  
Padman

### Agenda

Clocking  
Methodology

CPU

Activity

Consider the Simple CPU blocks, presented in this lecture, and Dr. Neumann's digital computer.

- ① Is it possible to use a RAM/ROM for control unit? Justify your answer with details.
- ② Compare the control units (both the main control unit and ALU control unit) with Dr. Neumann's CC and answer the following questions:
  - ① List their similarities and differences
  - ② Does Simple CPU's control units (Main and ALU control unit) confirm to CC's requirements? Justify your answer with details.