#### ECE 4902 Analog Integrated Circuit Design – Project Report

#### **Worcester Polytechnic Institute**

#### **B-Term 2022**

#### **Project 1: BGR 50n Short Channel Implementation**

Submitted by	
Drew Solomon	
Jonathan Lopez	
Professor Guler	

Part 1: Designing BGR Core	3
BGR Core Schematic with Startup Circuit	3
Iref (μA): 1μA	3
Vref (V): 500mV	4
Max. Supply Sensitivity (ppm): 1500ppm	5
Max. Temp Sensitivity (ppm @ C): 100ppm @ 37°C	6
Max. Power Consumption (μW): 10μW	7
$\Delta$ Iref with $\Delta$ R = ±10% around Nominal Value	7
∆Iref with ∆VDD = ±10% Nominal Value	7
Iref with $\Delta$ VTHn = ±10% and $\Delta$ VTHp = ±10% Nominal Value	8
$\Delta$ Vref with $\Delta$ R = ±10% Nominal Value	10
$\Delta$ Vref with $\Delta$ VDD = ±10% Nominal Value	11
$\Delta$ Vref with $\Delta$ VTHn = ±10% and $\Delta$ VTHp = ±10% Nominal Value	12
Minimum/Maximum Supply Voltage such that the Circuit is Still Working	14
Total Power Consumption	15
Vref and Iref within Temp Sweep (-20 to 100 C)	16
Vref and Iref within Supply Sweep (10% to 150%)	18
TCIref (ppm) and TCVref (ppm)	20
Resistor Value (Ohm) and TCR1	21
Startup Delay	22
Comments	25
Particular Challenges?	25
Other Possible Improvements?	25
Part 2: Designing Bias Circuit	26
Biasing Circuit Schematic	26
BGR with Biasing Circuit Schematic	26
Hand Analysis in Finding Expected Values	27
Values in Simulation for All Biasing Voltages	28
Supply Voltage Sweep for All Biasing Voltages	30
Temperature Sweep from 0*C to 80*C for All Biasing Voltages	32

## Part 1: Designing BGR Core

CMOS Process: 50nm

Supply (V): 1V

Topology: Short Channel

Vref (V): 0.5V

### **BGR Core Schematic with Startup Circuit**




Figure 1: BGR Core Schematic with Startup Circuit

Iref (μA): 1μA




Figure 2: Iref under Normal Conditions

Vref (V): 500mV




Figure 3: Vref under Normal Conditions

## Max. Supply Sensitivity (ppm): 1500ppm




Figure 4: VREF from Vomin to 1.5VDD

Used Vomin to 1.1\*VDD

Max Supply Sensitivity = 
$$\frac{\Delta VREF}{VREFnom} \cdot 1 \cdot 10^6$$

$$\frac{0.4981555 - 0.49732754}{0.4979576} \cdot 1 \cdot 10^6 = 1071.59 \text{ ppm}$$

This is within spec as the max allowable is 1500ppm

### Max. Temp Sensitivity (ppm @ C): 100ppm @ 37°C

Max Temp. Stability = 
$$\frac{\Delta VREF}{VREFnom} \cdot 1 \cdot 10^6 \cdot \frac{1}{37^{\circ}C - 27^{\circ}C}$$

$$\frac{4.28239V - 4.27846V}{4.28239V} \cdot 1 \cdot 10^{6} \cdot \frac{1}{37^{\circ}C - 27^{\circ}C} = 91.7712 \frac{ppm}{^{\circ}\text{C}} \ @ \ 37^{\circ}\text{C}$$

This is within spec as the max allowable is 100 @37°C

#### Max. Power Consumption (μW): 10μW

From the Total Power Consumption Graph in Figure X, below, the Max Power Consumption is  $3.0011 \mu W$ 

#### $\triangle$ Iref with $\triangle$ R = ±10% around Nominal Value




Figure 5:  $\triangle$ Iref with  $\triangle$ R = ±10% around Nominal Value

#### $\triangle$ Iref with $\triangle$ VDD = ±10% Nominal Value




Figure 6: Iref vs. VDD

# Iref with $\Delta VTHn = \pm 10\%$ and $\Delta VTHp = \pm 10\%$ Nominal Value




Figure 7: Iref vs. VTHn




Figure 8: Iref vs. VTHp

#### $\Delta$ Vref with $\Delta$ R = ±10% Nominal Value




Figure 9: Iref vs. R

#### $\triangle$ Vref with $\triangle$ VDD = ±10% Nominal Value




Figure 10: Vref vs. VDD

 $\Delta Vref$  with  $\Delta VTHn = \pm 10\%$  and  $\Delta VTHp = \pm 10\%$  Nominal Value




Figure 11: Vref vs. VTHn




Figure 12: Vref vs. VTHp

# Minimum/Maximum Supply Voltage such that the Circuit is Still Working




Figure 13: Minimum/Maximum Supply Voltage such that the Circuit is Still Working

#### **Total Power Consumption**




Figure 14: Total Power Consumption of the BGR Core

## Vref and Iref within Temp Sweep (-20 to 100 C)




Figure 15: Iref vs. Temp Sweep




Figure 16: VDD with Temperature Sweep with 27°C and 37°C points

In Figure X, the 27°C and 37°C points are labeled for the Max Temp Analysis

## Vref and Iref within Supply Sweep (10% to 150%)




Figure 17: VREF Supply Sweep




Figure 18: IREF Supply Sweep

# TCIref (ppm) and TCVref (ppm)




Figure 19: TCIREF and TCVREF

Figure X: VREF and IREF over the 27°C to 37°C

The slope of this graph would be the Temperature Coefficient

$$\frac{497.97mV - 494.1mV}{10^{\circ}C} = \frac{0.387mV}{^{\circ}C}$$

**IREF** 

$$\frac{1000.5nA - 973.3nA}{10^{\circ}C} = \frac{2.72nA}{^{\circ}C}$$

### Resistor Value (Ohm) and TCR1




Figure 20: Resistor Value chose for 1uA IREF

For the simulations we used 0.002 for TCR1 (Temperature Coefficient for the Resistor) as per the project clarifications.

### **Startup Delay**




Figure 21: Iref under Square Wave




Figure 22: Vref under Square Wave

#### **Comments**

#### **Particular Challenges?**

- · Becoming familiar with BGR technology
- Refreshing on BJT knowledge
- Startup circuit in project doc did not work, needed to find alternate circuit from work
- Getting reference circuit to output correct Vref and Iref
- Making schematic for bias circuit
- Sweeps for model parameters, global variables, and other new Cadence tricks

#### Other Possible Improvements?

Voltage dividers in the BGR core for lower-voltage amplifiers

# Part 2: Designing Bias Circuit

## **Biasing Circuit Schematic**




Figure 23: Biasing Circuit Schematic

### **BGR with Biasing Circuit Schematic**




Figure 24: BGR with Biasing Circuit Schematic

## **Hand Analysis in Finding Expected Values**

, u	ID= W. VSAY . Lax! (VLS - VIN - VOSSA)
	10 1 1 the - Volat
MMBS	1 J MA . E .
	= = W: 2.75 + 370mV
emus	Vsr = w. 90E3 .75E-15 + 330mV = w. 7.25 + 330mV
VVS 10/10	Vus= 500E-1:2.75 = + 330 mV = 330.73 mV
Vsr 20/10	Vsu= 18-6.2.25 + 330 mV = 330.44 mV
50 Normal NAOS	Vus= 2.5E-6.2.75 + 1330mV = 330.15mV
2 Normal PMVS	VSG = 5E-6.2.25 +330mV = 330.09mV
Vic5	
1 478mV	Vbias) = VDD - VSL = 1 - 330mV = 670mV
J 41mv	Voiasz = VDD - Vsir - Vsosat = 12 - 330mv - 50mv = 620mv
1 1951mv	Vbins3 = VES + Vosent = 330mV + 50mV = 480mV
( J492mv	Vbiasy = Vis = 330 mv
X 667mV	Vhigh = VDD = VSDSat = 14-50mV= 950mV
	View = NDigat = 50 mV
A CONTRACTOR OF THE PARTY OF TH	Vncus = 2 Vvs = 660mv
	Jecas = VOD - VSL-VSL = lv-660mv = 340mv

Figure 25: Hand Calculations of BGR Bias Circuit

## **Values in Simulation for All Biasing Voltages**




Figure 26: VBias1, VBias2, Vhigh, and Vncas




Figure 27: VBias3 VBias4, Vlow, and Vpcas

## **Supply Voltage Sweep for All Biasing Voltages**




Figure 28: VBias1, VBias2, Vhigh, and Vncas with respect to VDD




Figure 29: VBias3, VBias4, Vlow, and Vpcas with respect to VDD

# Temperature Sweep from 0\*C to 80\*C for All Biasing Voltages




Figure 30: VBias1, VBias2, Vhigh, and Vncas with Respect to Temperature




Figure 31: VBias3, VBias4, Vlow, and Vpcas with Respect to Temperature