
Digital Design & Computer Architecture Sarah Harris & David Harris

Chapter 7: Microarchitecture


Chapter 7 :: Topics

- Introduction
- Performance Analysis
- Single-Cycle Processor
- Multicycle Processor
- Pipelined Processor
- Advanced Microarchitecture



Introduction

- Microarchitecture: how to implement an architecture in hardware
- Processor:
 - Datapath: functional blocks
 - Control: control signals



Microarchitecture

- Multiple implementations for a single architecture:
 - Single-cycle: Each instruction executes in a single cycle
 - Multicycle: Each instruction is broken up into series of shorter steps
 - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once

Processor Performance

Program execution time

Execution Time = (#instructions)(cycles/instruction)(seconds/cycle)

Definitions:

- CPI: Cycles/instruction
- clock period: seconds/cycle
- IPC: instructions/cycle = IPC

Challenge is to satisfy constraints of:

- Cost
- Power
- Performance

RISC-V Processor


- Consider subset of RISC-V instructions:
 - R-type ALU instructions:
 - add, sub, and, or, slt
 - Memory instructions:
 - lw, sw
 - Branch instructions:
 - beq

Architectural State Elements

Determines everything about a processor:

- Architectural state:
 - 32 registers
 - PC
 - Memory

RISC-V Architectural State Elements



Chapter 7: Microarchitecture

Single-Cycle RISC-V Processor

Single-Cycle RISC-V Processor

- Datapath
- Control

Example Program

- Design datapath
- View example program executing

Example Program:

Address	Instruction	Type			Field	ls		Ma	chine Language
0x1000 L7:	lw x6, -4(x9)	I	imm_{11:0} 1111111111		rs1 01001	f3 010	rd 00110	op 0000011	FFC4A303
0x1004	sw x6, 8(x9)	S	imm _{11:5} r	rs2	rs1 01001	f3 010	imm_{4:0} 01000	op 0100011	0064A423
0x1008	or x4, x5, x6	5 R			rs1 00101	f3 110	rd 00100	op 0110011	0062E233
0x100C	beq x4, x4, L7	7 B	imm_{12,10:5} r 1111111 0	rs2		f3	imm _{4:1,11} 10101	op 1100011	FE420AE3

Single-Cycle RISC-V Processor

Datapath: start with 1w instruction

• Example:
$$lw x6, -4(x9)$$


 $lw rd, imm(rs1)$

I-Type

31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits

Single-Cycle Datapath: 1w fetch

STEP 1: Fetch instruction




CLK

CLK

Single-Cycle Datapath: 1w Reg Read

STEP 2: Read source operand (**rs1**) from RF


CLK




CLK

Single-Cycle Datapath: 1w Immediate

STEP 3: Extend the immediate







Address	Instruction	Type	Fields			Mad	chine Language	
0×1000 T.7:	lw x6, -4(x9)	Ţ	imm_{11:0} 111111111100	rs1	f3	rd 00110	op 0000011	FFC4A303

Single-Cycle Datapath: 1w Address

STEP 4: Compute the memory address







Address	Instruction	Type	Fields Machine			chine Language		
		T	$imm_{11:0}$	rs1	f3	rd	op	
0x1000 L7:	$1w \times 6, -4 \times 9$)]	111111111100	01001	010	00110	0000011	FFC4A303

Single-Cycle Datapath: 1w Mem Read


STEP 5: Read data from memory and write it back to register file





Single-Cycle Datapath: PC Increment

STEP 6: Determine address of next instruction



x6, -4(x9)

 $imm_{11:0}$

rd

00110

op 0000011

FFC4A303


0x1000

Chapter 7: Microarchitecture

Single-Cycle Datapath: Other Instructions

Single-Cycle Datapath: sw


- Immediate: now in {instr[31:25], instr[11:7]}
- Add control signals: ImmSrc, MemWrite




Address	Instruction	Type		Field	ls		Mad	chine Language
0x1004	sw x6, 8(x9)	S	imm _{11:5}		f3 010	imm_{4:0} 01000	op 0100011	0064A423

Single-Cycle Datapath: Immediate


ImmSrc	ImmExt	Instruction Type
0	{{20{instr[31]}}, instr[31:20]}	I-Type
1	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type





Single-Cycle Datapath: R-type


- Read from rs1 and rs2 (instead of imm)
- Write ALUResult to rd



Address	Instruction	Type		Fields	Machine Language
0x1008	or x4, x5, x	46 R	funct7 rs2	rs1 f3 rd 0 00101 110 00100	op 0110011 0062E233


Single-Cycle Datapath: beq

Calculate target address: PCTarget = PC + imm




Single-Cycle Datapath: ImmExt

ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	B-Type



Single-Cycle RISC-V Processor



Chapter 7: Microarchitecture


Single-Cycle Control

Single-Cycle Control

High-Level View


PCSrc Control ResultSrc Unit **MemWrite** Instr 6:0 op ALUControl_{2:0} 14:12 funct3 **ALUSrc** 30 funct7₅ ImmSrc_{1:0} Zero Zero RegWrite

Low-Level View




Single-Cycle Control: Main Decoder

ор	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw							
35	sw							
51	R-type							
99	beq							




Review: ALU

ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT




Review: ALU

ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT




Single-Cycle Control: ALU Decoder




Single-Cycle Control: ALU Decoder

ALUOp	funct3	op ₅ , funct7 ₅	Instruction	ALUControl _{2:0}
00	Х	х	lw, sw	000 (add)
01	Х	x	beq	001 (subtract)
10	000	00, 01, 10	add	000 (add)
	000	11	sub	001 (subtract)
	010	х	slt	101 (set less than)
	110	х	or	011 (or)
	111	x	and	010 (and)



Example: and

ор	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10



and x5, x6, x7

Chapter 7: Microarchitecture

Extending the Single-Cycle Processor

Extended Functionality: I-Type ALU


Enhance the single-cycle processor to handle I-Type ALU instructions: addi, andi, ori, and slti

- Similar to R-type instructions
- But second source comes from immediate
- Change ALUSrc to select the immediate
- And *ImmSrc* to pick the correct immediate

Extended Functionality: I-Type ALU


ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	Х	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	Х	1	01
19	I-type	1	00	1	0	0	0	10

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
19	I-type	1	00	1	0	0	0	10



Enhance the single-cycle processor to handle jal

- Similar to beq
- But jump is always taken
 - PCSrc should be 1
- Immediate format is different
 - Need a new *ImmSrc* of 11
- And jal must compute PC+4 and store in rd
 - Take PC+4 from adder through ResultMux



Extended Functionality: ImmExt

ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	В-Туре
11	{{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0}	J-Type

I-Type

31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits

B-Type

31:25	24:20	19:15	14:12	11:7	6:0
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

S-Type


31:25	24:20	19:15	14:12	11:7	6:0
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

J-Type

31:12	11:7	6:0	
imm _{20,10:1,11,19:12}	rd	ор	
20 bits	5 bits	7 bits	

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
3	lw	1	00	1	0	01	0	00	0
35	sw	0	01	1	1	XX	0	00	0
51	R-type	1	XX	0	0	00	0	10	0
99	beq	0	10	0	0	XX	1	01	0
19	I-type	1	00	1	0	00	0	10	0
111	jal	1	11	X	0	10	0	XX	1

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
111	jal	1	11	X	0	10	0	XX	1



Chapter 7: Microarchitecture


Single-Cycle Performance

Processor Performance

Program Execution Time

- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x T_C

Single-Cycle Processor Performance



 T_c limited by critical path (1w)

Single-Cycle Processor Performance

Single-cycle critical path:

$$T_{c_single} = t_{pcq_PC} + t_{\text{mem}} + \max[t_{RF\text{read}}, t_{dec} + t_{ext} + t_{\text{mux}}] + t_{\text{ALU}} + t_{\text{mem}} + t_{\text{mux}} + t_{RF\text{setup}}]$$

Typically, limiting paths are:

- memory, ALU, register file
- So, $T_{c_single} = t_{pcq_PC} + t_{mem} + t_{RFread} + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$ = $t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$

Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	30
AND-OR gate	$t_{ m AND-OR}$	20
ALU	$t_{ m ALU}$	120
Decoder (Control Unit)	$t_{ m dec}$	25
Extend unit	t_{ext}	35
Memory read	$t_{ m mem}$	200
Register file read	t_{RF} read	100
Register file setup	t_{RF} setup	60

$$T_{c_single} = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$$

Single-Cycle Performance Example

Program with 100 billion instructions:

Execution Time = # instructions x CPI x T_c