



## CD4510BM/CD4510BC BCD Up/Down Counter CD4516BM/CD4516BC Binary Up/Down Counter

### General Description

The CD4510BM/CD4510BC and CD4516BM/CD4516BC are monolithic CMOS up/down counters which count in BCD and binary, respectively.


The counters count up when the up/down input is at logical "1" and vice versa. A logical "1" preset enable signal allows information at the parallel inputs to preset the counters to any state synchronously with the clock. The counters are advanced one count at the positive-going edge of the clock if the carry in, preset enable, and reset inputs are at logical "0". Advancement is inhibited when any of these three inputs are at logical "1". The carry out signal is normally at logical "1" state and goes to logical "0" when the counter reaches its maximum count in the "up" mode or its minimum count in the "down" mode, provided the carry input is at logical "0" state. The counters are cleared asynchronously by applying a logical "1" voltage level at the reset input.

All inputs are protected against static discharge by diode clamps to both  $V_{DD}$  and  $V_{SS}$ .

### Features

- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45  $V_{DD}$  (typ.)
- Low power TTL compatibility Fan out of 2 driving 74L or 1 driving 74LS
- Parallel load "jam" inputs
- Low quiescent power dissipation 0.25  $\mu$ W/package (typ.) @  $V_{CC}=5.0V$
- Motorola MC14510, MC14516 second source

### Connection Diagram



**Order Number CD4510B\* or CD4516B\***

\*Please look into Section 8, Appendix D for availability of various package types.

TL/F/5990-1

**Top View**

### Truth Table

Clock	Reset	Preset Enable	Carry In	Up/Down	Output Function
X	1	X	X	X	Reset to Zero
X	0	1	X	X	Set to P1, P2, P3, P4
	0	0	0	1	Count Up
	0	0	0	0	Count Down
	0	0	X	X	No Change
X	0	0	1	X	No Change

= Positive Transition  
 = Negative Transition  
 X = Don't Care

**Absolute Maximum Ratings** (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

DC Supply Voltage ( $V_{DD}$ )	−0.5V to +18V
Input Voltage ( $V_{IN}$ )	−0.5V to $V_{DD}$ + 0.5V
Storage Temperature Range ( $T_S$ )	−65°C to +150°C
Power Dissipation ( $P_D$ )	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temp. ( $T_L$ ) (Soldering, 10 sec.)	260°C

**Recommended Operating Conditions** (Note 2)

DC Supply Voltage ( $V_{DD}$ )	3V to 15V
Input Voltage ( $V_{IN}$ )	0V to $V_{DD}$
Operating Temperature Range	
CD4510BM, CD4516BM	−55°C to +125°C
CD4510BC, CD4516BC	−40°C to +85°C

**DC Electrical Characteristics** CD4510BM/CD4516BM (Note 2)

Symbol	Parameter	Conditions	−55°C		+25°C			+125°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 10V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 15V, V_{IN} = V_{DD} \text{ or } V_{SS}$		5 10 20		0.05 0.1 0.15	5 10 20		150 300 600	$\mu A$ $\mu A$ $\mu A$
$V_{OL}$	Low Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V,  I_O  < 1\mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V
$V_{OH}$	High Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V,  I_O  < 1\mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V V
$V_{IL}$	Low Level Input Voltage	$ I_O  < 1\mu A$ $V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_O = 1V \text{ or } 9V$ $V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V
$V_{IH}$	High Level Input Voltage	$ I_O  < 1\mu A$ $V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_O = 1V \text{ or } 9V$ $V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V V V
$I_{OL}$	Low Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$ $V_{DD} = 5V, V_O = 0.4V$ $V_{DD} = 10V, V_O = 0.5V$ $V_{DD} = 15V, V_O = 1.5V$	0.64 1.6 4.2		0.51 1.3 3.4	0.8 2.0 7.8		0.36 0.9 2.4		mA mA mA
$I_{OH}$	High Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$ $V_{DD} = 5V, V_O = 4.6V$ $V_{DD} = 10V, V_O = 9.5V$ $V_{DD} = 15V, V_O = 13.5V$	−0.64 −1.6 −4.2		−0.51 −1.3 −3.4	−0.8 −2.0 −7.8		−0.36 −0.9 −2.4		mA mA mA
$I_{IN}$	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		−0.1 0.1		−10 <sup>−5</sup> 10 <sup>−5</sup>	−0.1 0.1		−1.0 1.0	$\mu A$ $\mu A$

**DC Electrical Characteristics** CD4510BC/CD4516BC (Note 2)

Symbol	Parameter	Conditions	−40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 10V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 15V, V_{IN} = V_{DD} \text{ or } V_{SS}$		20 40 80		0.05 0.1 0.15	20 40 80		150 300 600	$\mu A$ $\mu A$ $\mu A$
$V_{OL}$	Low Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V,  I_O  < 1\mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V
$V_{OH}$	High Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V,  I_O  < 1\mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V V

# DC Electrical Characteristics CD4510BC/CD4516BC (Note 2) (Continued)


Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$V_{IL}$	Low Level Input Voltage	$ I_O  < 1 \mu A$ $V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_O = 1V \text{ or } 9V$ $V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V
$V_{IH}$	High Level Input Voltage	$ I_O  < 1 \mu A$ $V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_O = 1V \text{ or } 9V$ $V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V V V
$I_{OL}$	Low Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$ $V_{DD} = 5V, V_O = 0.4V$ $V_{DD} = 10V, V_O = 0.5V$ $V_{DD} = 15V, V_O = 1.5V$	0.52 1.3 3.6		0.44 1.1 3.0	0.8 2.0 7.8		0.36 0.9 2.4		mA mA mA
$I_{OH}$	High Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$ $V_{DD} = 5V, V_O = 4.6V$ $V_{DD} = 10V, V_O = 9.5V$ $V_{DD} = 15V, V_O = 13.5V$	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.8 -2.0 -7.8		-0.36 -0.9 -2.4		mA mA mA
$I_{IN}$	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.3 0.3		$-10^{-5}$ $10^{-5}$	-0.3 0.3		-1.0 1.0	$\mu A$ $\mu A$

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

**Note 2:**  $V_{SS} = 0V$  unless otherwise specified.

**Note 3:**  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.

## Switching Time Waveforms



TL/F/5990-2

**AC Electrical Characteristics\*** CD4510BM/CD4510BC, CD4516BM/CD4516BCT<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200k, t<sub>rCL</sub> = t<sub>rCL</sub> = t<sub>r</sub> = t<sub>f</sub> = 20 ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>CLOCKED OPERATION</b>						
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time Clock to Q Outputs	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		220 100 80	500 200 180	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time Clock to Carry Output	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		315 130 100	630 260 200	ns ns ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time Q and Carry Outputs	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		100 50 40	200 100 80	ns ns ns
t <sub>WL</sub> , t <sub>WH</sub>	Minimum Clock Pulse Width	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		160 65 50	315 130 100	ns ns ns
t <sub>rCL</sub> , t <sub>fCL</sub>	Maximum Clock Rise and Fall Time	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	15 15 15			μs μs μs
t <sub>SU</sub>	Minimum Carry In Setup Time	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		100 40 35	220 80 70	ns ns ns
t <sub>SU</sub>	Minimum Up/Down Setup Time	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		200 70 60	420 170 150	ns ns ns
f <sub>CL</sub>	Maximum Clock Frequency	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	1.5 3.8 5.0	3.1 7.6 10.0		MHz MHz MHz
C <sub>IN</sub>	Input Capacitance	Any Input		5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 4)	Per Package		65		pF

**RESET/PRESET ENABLE OPERATION**

t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time Reset/ Preset Enable to Q Output	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		285 115 95	570 230 195	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time Reset/ Preset Enable to Carry Output	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		420 170 140	860 350 290	ns ns ns
t <sub>WH</sub>	Minimum Reset/Preset Enable Pulse Width	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		90 40 35	200 100 80	ns ns ns
t <sub>REM</sub>	Minimum Reset/Preset Enable Removal Time	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		170 70 60	330 140 120	ns ns ns


**CARRY INPUT OPERATION**

t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time Carry In to Carry Output	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		260 110 90	500 220 180	ns ns ns
-------------------------------------	--	--	--	------------------	-------------------	----------------


\*AC Parameters are guaranteed by DC correlated testing.

**Note 4:** Dynamic power dissipation (P<sub>D</sub>) is given by: P<sub>D</sub> = (C<sub>PD</sub> + C<sub>L</sub>) V<sub>DD</sub><sup>2</sup>f + P<sub>Q</sub>; where C<sub>L</sub> = load capacitance; f = frequency of operation; P<sub>Q</sub> = Quiescent Power Dissipation. For further details, see application note AN-90, "54C/74C Family characteristics".

## Cascading Packages



TL/F/5990-3



TL/F/5990-4

# Schematic Diagrams




FIGURE 1. CD4510

TL/F/5990-5





FIGURE 2. CD4516

TL/F/5990-6

\*Flip-flop toggles at the positive-going edge of clock (C) if Toggle Enable (TE) is at logical "1" and Preset Enable (PE) is at logical "0"


# Logic Waveforms

CD4510BM/CD4510BC



TL/F/5990-7

CD4516BM/CD4516BC



TL/F/5990-8