Advance Information

8K×8 Bit CMOS Static Random Access Memory

The MCM6064 is a 65,536 bit low-power static random access memory organized as 8192 words of 8 bits, fabricated using silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides greater reliability. The maximum operating current is 5 mA/MHz and corresponding maximum power consumption is 27.5 mW/MHz.


The chip enable pins ($\overline{\text{E1}}$ and $\overline{\text{E2}}$) are not clocks. Either pin, when asserted false, causes the part to enter a low power standby mode. The part will remain in standby mode until both pins are asserted true again. For MCM6064 typical standby current is 3 μ A, with a maximum of 100 μ A. For MCM60L64 typical standby current is 1 μ A. The availability of active high and active low chip enable pins provides more system design flexibility than single chip enable devices.

The MCM6064 is available in a 600 mil, 28 pin plastic dual-in-line package.


- Single 5 V Supply, ±10%
- 8K × 8 Organization
- Fully Static No Clock or Timing Strobes Necessary
- Low Power Dissipation 248 mW (Maximum Active)
- Two Chip Enable Inputs for More System Design Flexibility and Low Power Standby Mode
- Battery Backup Capability (MCM60L64)
- Data Retention Supply Voltage = 2.0 V to 5.5 V
- All Inputs and Outputs Are TTL Compatible
- Pin Compatible with 2764 EPROM Family
- Three State Outputs
- Fast Access Times:

MCM6064-10 and MCM60L64-10 = 100 ns (Max) MCM6064-12 and MCM60L64-12 = 120 ns (Max)

BLOCK DIAGRAM



MCM6064 MCM60L64



PIN ASS	IGNMENT
NCE 1 •	28] V _{CC}
A12 [2	27 🕽 ₩
A7 🕻 3	26 1 E2
A6 🕻 4	25 A8
A5 🛭 5	24 A9
A4 🛭 6	23 A11
A3 🛭 7	22 🛮 🖥
A2 🕻 8	21 A10
A1 🛭 9	20 DET
A0 🛘 10	19 007
000 🕻 11	18 🛮 006
DQ1 🕻 12	17 005
DQ2 🕻 13	16 004
V _{SS} E 14	15 003

PIN NAMES
A0-A12 Address
W Write Enable
E1, E2 Chip Enable
G Output Enable
DQ0-DQ7 Data Input/Output
VCC + 5 V Power Supply
VSS Ground
NC No Connection

This document contains information on a new product. Specifications and information herein are subject to change without notice.

TRUTH TABLE

Ē1	E2	Ğ	W	Mode	Supply Current	I/O Pin
Н	X	Х	Х	Not Selected	İSB	High Z
X	L	Х	Х	Not Selected	ISB	High Z
L	Н	н	Н	Output Disabled	Icc	High Z
L	Н	L	H	Read	lcc	Dout
Ļ	Н	х	L	Write	Icc	D _{in}

X = don't care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	7	V
Voltage to Any Pin with Respect to VSS	Vin, Vout	-0.5 to V _{CC} +0.5	٧
Power Dissipation (T _A = 25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to +85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	-	V _{CC} +0.3	٧
Input Low Voltage	V _{IL}	-0.3*	-	0.8	٧

 V_{JL} (min) = -0.3 V dc; V_{JL} (min) = -3.0 V ac (pulse width ≤50 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, Vin=0 to VCC)	likg(i)		< 0.01	±1.0	μА
Output Leakage Current ($\overline{E1} = V_{IH}$, $E2 = V_{IL}$, or $\overline{G} = V_{IH}$, $V_{out} = 0$ to V_{CC})	ilkg(O)	_	< 0.01	±1.0	μА
DC Supply Current (E1=V _{IL} , E2=V _{IH} , V _{in} =V _{IH} or V _{IL})	lcc	_	_	10	mA
AC Supply Current ($\overline{E1}$ = V _{IL} , E2 = V _{IH} , V _{In} = V _{IH} or V _{IL} , I _{out} = 0) MCM6064-10: t _{AVAV} = 100 ns MCM6064-12: t _{AVAV} = 120 ns	ICCA	_	_	45 40	mA
Standby Current (E1 = V _{IH} or E2 = V _{IL})	ISB1	_	_	3.0	mA
Standby Current (E1≥V _{CC} − 0.2 or E2≤0.2 V) MCM6064 MCM60L64	ISB2	_	3 1	100 30	μА
Output Low Voltage (I _{OL} = 4.0 mA)	VOL	_	_	0.4	V
Output High Voltage (IOH = -1.0 mA)	Voн	2.4	_	_	V

CAPACITANCE (Periodically Sampled Rather Than 100% Tested)

Characteristic		Symbol	Min	Max	Unit
Input Capacitance (V _{in} = 0 V)	All Inputs Except DQ	C _{in}	_	6	pF
I/O Capacitance (V _{I/O} = 0 V)	DQ	C _{1/O}	_	8	ρF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = $5.0 \text{ V} \pm 10\%$, T_A = 0 to 70°C, Unless Otherwise Noted)

Input Pulse Levels	Output Timing Measurement Reference Levels 0.8 and 2.2 V Output Load
Input Timing Measurement Reference Levels 1.5 V	

READ CYCLE (See Note 1)

Parameter	Symbol	Alt	MCM6064-10 MCM60L64-10		MCM6064-12 MCM60L64-12		Unit	Notes
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Symbol	Min	Max	Min	Max		
Read Cycle Time	†AVAV	tRC	100		120		ns	
Address Access Time	tAVQV	tAA	_	100		120	ns	
E1 Access Time	tE1LQV	^t AC1	-	100		120	ns	_
E2 Access Time	te2HQV	tAC2	_	100		120	ns	
G Access Time	tGLQV	[‡] OE	_	50		60	ns	<u> </u>
Output Hold from Address Change	tAXQX	¹ОН	20]	20		ns	<u> </u>
Chip Enable to Output Low-Z	te1LQX- te2HQX	tCLZ	10		10		ns	2, 3
Output Enable to Output Low-Z	tGLOX	tolz	5		5		ns	2, 3
Chip Enable to Output High-Z	tE1HQZ, tE2LQZ	tCHZ	0	35	0	40	ns	2, 3
Output Enable to Output High-Z	tGHQZ	tonz	0	35	0	40	ns	2, 3

NOTES:

- 1. W is high at all times for read cycles.
- All high-Z and low-Z parameters are considered in a high or low impedance state when the output has made a 500 mV transition from the previous steady state voltage.
- 3. These parameters are periodically sampled and not 100% tested.





Figure 1. AC Test Load

WRITE CYCLE 1 (W CONTROLLED) (See Note 1)

Parameter	Symbol	Alt	MCM6064-10 MCM60L64-10		MCM6064-12 MCM60L64-12		Unit	Notes
		Symbol	Min	Max	Min	Max		
Write Cycle Time	tAVAV	twc	100	T -	120	_	ns	_
Address Setup Time	†AVWL	tAS	0		0	l –	ns	_
Address Valid to End of Write	^t AVWH	tAW	80	_	85	_	ns	_
Write Pulse Width	tWLWH	twp	60	_	70	Ī -	ns	2
Data Valid to End of Write	†DVWH	tDW	40	_	50		ns	
Data Hold Time	twhox	t _{DH}	0	_	0	_	ns	3
Write Low to Output in High-Z	†WLQZ	twnz	0	35	0	40	ns	4, 5
Write High to Output Low-Z	twhax	tWLZ	5	_	5	-	ns	4, 5
Write Recovery Time	†WHAX	twr	0		0	_	ns	_

NOTES:

- T. A write cycle starts at the latest transition of a low E1, low W or high E2. A write cycle ends at the earliest transition of a high E1, high W or low E2.
- 2. If \overline{W} goes low coincident with or prior to $\overline{E1}$ low or E2 high then the outputs will remain in a high impedance state.
- 3. During this time the output pins may be in the output state. Signals of opposite phase to the outputs must not be applied at this time.
- All high-Z and low-Z parameters are considered in a high or low impedance state when the output has made a 500 mV transition from
 the previous steady state voltage.
- These parameters are periodically sampled and not 100% tested.




WRITE CYCLE 2 (E1, E2 CONTROLLED) (See Note 1)

Parameter	Symbol	Alt	MCM8084-10 MCM80L64-10		MCM6064-12 MCM60L64-12		Unit	Notes
, 4,4,,,,,,,,		Symbol	Min	Max	Min	Max]	
Write Cycle Time	†AVAV	twc	100	_	120		ns	
Address Setup Time	tAVE1L, tAVE2H	tAS	0		0		ns	2
Address Valid to End of Write	tave1H, tave2L	tAW	80	_	85		ns	2
Chip Enable to End of Write	te1LE1H, te2HE2L	tcw	80	_	85		ns	2, 3
Data Valid to End of Write	^t DVE1H ^{, t} DVE2L	tDW	40		50		ns	2
Data Hold Time	tE1HDX, tE2LDX	tDH	0	_	0	_	ns	2, 4
Write Recovery Time	te1HAX, te2LAX	twr	0	-	0		ns	2, 5

NOTES:


- 1. A write cycle starts at the latest transition of a low $\overline{E1}$, low \overline{W} or high E2. A write cycle ends at the earliest transition of a high $\overline{E1}$, high \overline{W} or low E2.
- 2. E1 and E2 timings are identical when E2 signals are inverted.
- 3. If W goes low coincident with or prior to E1 low or E2 high then the outputs will remain in a high impedance state.
- 4. During this time the output pins may be in the output state. Signals of opposite phase to the outputs must not be applied at this time.
- 5. W must be high during all address transitions.




DATA RETENTION CHARACTERISTICS (TA = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} for Data Retention (E1 ≥ V _{CC} − 0.2 V or E2 ≤ 0.2 V)	VDR	2.0	_	5.5	V
Data Retention Current (E1 ≥ V _{CC} − 0.2 or E2 ≤ 0.2 V)	CCDR				μΑ
MCM6064: V _{CC} =3.0 V		_	_	50	
V _{CC} = 5.5 V		-	_	100	1
MCM60L64: V _{CC} = 3.0 V		_	_	15	
V _{CC} =5.5 V		-	_	30	
Chip Disable to Data Retention Time	tCDR	0			ns
Operation Recovery Time	t _{rec}	t _{AVAV} *	_	-	ns

^{*}t_{AVAV} = Read Cycle Time



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM6064P10 MCM6064P12 MCM60L64P10 MCM60L64P12