



Memória

Paulo Roberto Oliveira Valim


RAM estática



CE	WR	Operation
0	\times	None
1	0	Read from memory location selected by address lines
1	1	Write to memory location selected by address lines






(a)



(b)


Figure 8.30 Memory timing diagram: (a) read operation; (b) write operation.





A 4×4 RAM chip circuit.

Banco de Memória



(a)

