```
Prob_17.3.a.vhd 1/1
~/EE_316_Labs/Homework_10/ 05/02/2016
```

```
--Problem 17.3 (a)--
entity Counter_4 is
  port(ClrN, LOAD, ENT, ENP, UP: std_logic; -- 1 bit inputs
      D: in std_logic_vector(3 downto
       Q: out std_logic_vector(3 downto
       Co: out std_logic)
  end Counter_4;
architecture State of Counter_4 is
  signal qint: std_logic_vector(3 downto 0);
  signal carry_int: std_logic;
  signal appended_signal_load, appended_signal_decrease, appended_no_signal:
    std_logic_vector(4 downto 0);
  begin
    appended_signal_decrease <= (carry_int & qint) - "00001";
appended_no_signal <= (carry_int & qint) + '1';</pre>
    process(ClrN, Clk)
      begin
        if ClrN = '0' then
    qint <= "0000";</pre>
        elsif (Clk'event and Clk = 1) then
           if LOAD = '1' then
            qint <= appended_signal_load(3 downto 0);</pre>
           elsif (LOAD = '1' and ENT = '1' and ENP = '1' and UP = '1') then
            qint <= appended_signal_decrease(3 downto 0);</pre>
           elsif (ENT = '1' and UP = '1' and gint = "1111") then -- state 15
           elsif (ENT = '1' and UP = '0' and qint = "0000") then
carry_int <= '0';</pre>
                                                                       -- default case
            qint <= appended_no_signal(3 downto 0);</pre>
           end if;
        end if;
      end process;
    end state:
```