```
      Prob_17.4.vhd
      1/1

      ~/EE_316_Labs/Homework_10/
      05/02/2016
```

```
--Problem 17.4--
entity 4_to_1_Mux is
  port(A, B, C, D: in std_logic;
    Z: out std_logic);
end 4_to_1_Mux;
architecture out_z of 4_to_1_Mux is
  signal I: std_logic_vector(1 to 0);
  begin
    process (A,B,C,D)
      case I is
        when "00" =>
          Z <= (not C) or D;</pre>
        when "01" =>
        when "10" =>
         Z \le (not C) xor D;
        when "11" =>
         Z <= (not D);</pre>
        end case;
      end process;
end out_z;
```