

JEEHO RYOO

Assistant Professor

Gildart Haase School of Computer Sciences and Engineering, Fairleigh Dickinson University
254-842 Cambie Street, Vancouver, BC V6B 2P6
<https://www.jhryoo.com/>
j.ryoo@fdu.edu
778-726-4199

RESEARCH INTERESTS

- Computer architecture, memory systems, and operating systems
- Performance, energy efficiency, and hardware/software co-design
- Emerging workload and system characterization
- Education and learning technology

EDUCATION

The University of Texas at Austin, College of Engineering, Austin, TX	May 2017
Doctor of Philosophy in Electrical and Computer Engineering	
Advisor: Lizy K. John	
The University of Texas at Austin, College of Engineering, Austin, TX	May 2014
Master of Science in Electrical and Computer Engineering	
Advisors: Lizy K. John	
Cornell University, College of Engineering, Ithaca, NY	May 2011
Bachelor of Science in Electrical and Computer Engineering	
Advisors: David H. Albonesi and Christopher Batten	

ACADEMIC EXPERIENCES

Assistant Professor	May 2024 – Present
Gildart Haase School of Computer Sciences and Engineering, Fairleigh Dickinson University, Vancouver, BC	
Adjunct Professor	July 2023 – April 2024
Gildart Haase School of Computer Sciences and Engineering, Fairleigh Dickinson University, Vancouver, BC	
Research Associate	March 2023 – April 2024
Laboratory for Computer Architecture, The University of Texas at Austin, Austin, TX	
Faculty	August 2021 – April 2024
British Columbia Institute of Technology, Vancouver, BC, Canada	

PROFESSIONAL EXPERIENCES

Senior Performance Engineer	February 2018 – March 2019
ARM Inc., San Jose, CA	
• Implemented DRAM cache simulation infrastructure modeling future ARM server systems	
• Developed caching and prediction schemes tailored for emerging memory technology	
Senior Software Engineer	July 2017 – February 2018
Oracle Corporation, Santa Clara, CA	
• Identified bottleneck in Transparent Huge Pages (THP) when running enterprise applications	
• Analyzed cloud application performance across various hardware platforms	
Research Engineering Intern	May 2016 – December 2016
Advanced Micro Devices, Austin, TX	
• Proposed granularity aware migration schemes in heterogeneous memory systems	
• Implemented dynamic granularity migration schemes on Linux kernel running on real x86-64 systems	

Research Engineering Intern Advanced Micro Devices, Austin, TX	September 2015 – December 2015
• Proposed bandwidth efficient and high capacity utilization die-stacked DRAM management policy	
• Developed heterogeneous memory simulation platform incorporating emerging memory technologies	
Software Engineering Intern Oracle Corporation, Santa Clara, CA	May 2013 – August 2013
• Proposed hardware-assisted, software-managed die-stacked DRAM management policy	
• Evaluated the proposed scheme with commercial benchmarks such as SPECjbb, SPECjEnterprise, TPC-C	
Performance Architecture Intern Samsung Austin R&D Center, Austin, TX	May 2012 – August 2012
• Developed the Simpoint tool for ARM ISA to analyze various Android benchmarks	
• Evaluated various power-efficient floating point schedulers using the Gem5 simulator	
Graduate Research Assistant Laboratory for Computer Architecture, The University of Texas at Austin, Austin, TX	August 2011 – May 2017
• Proposed management policies for high bandwidth, low latency die-stacked DRAM technology	
• Developed other uses of die-stacked DRAM such as a large TLB in virtual platforms	
Undergraduate Research Assistant Computer Systems Laboratory, Cornell University, Ithaca, NY	June 2010 – May 2011
• Developed a digital ASIC tool-flow chain to synthesize the Verilog MIPS R10K microprocessor model	
• Incorporated clock gating techniques at the functional block level (e.g. ALU, ROB) for power efficiency	
Project Team Co-Director – Big Red Chip Computer Systems Laboratory, Cornell University, Ithaca, NY	September 2010 – May 2011
• Designed a superscalar OOO processor and on-board I/O interfaces on Xilinx Virtex-6 FPGA	
• Provided project design guidelines for 5 sub-design teams and managed the project deadline	

TEACHING EXPERIENCES

Assistant Professor in the School of Computer Sciences and Engineering Fairleigh Dickinson University, Vancouver, BC	
• CSCI 6806 – Computer Science Graduate Capstone Project (Spring 2025, Fall 2024, Summer 2024)	
• CSCI 5565 – Assembly Programming (Summer 2024)	

Adjunct Professor in the School of Computer Sciences and Engineering

Fairleigh Dickinson University, Vancouver, BC	
• CSCI 5565 – Assembly Programming (Spring 2024)	
• CSCI 5565 – Assembly Programming (Spring 2024)	
• CSCI 5565 – Assembly Programming (Summer 2023, Fall 2023, Spring 2024)	

Faculty in the School of Computing and Academic Studies

British Columbia Institute of Technology, Vancouver, BC	
• COMP 2510 – Procedural Programming in C (Winter 2022, Fall 2022, Winter 2023, Fall 2023)	
• COMP 3522 – Object Oriented Programming 2 (Fall 2021, Winter 2022)	
• COMP 4736 – Introduction to Operating Systems (Winter 2023)	
• COMP 4800 – Projects Practicum 2 (Spring 2023)	
• COMP 7035 – Operating Systems (Fall 2023)	

Teaching Assistant

Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX	
• EE306 (Instructor: Yale Patt) – Introduction to Computing (Fall 2011)	
• EE382N (Instructor: Lizy John) – Performance Evaluation and Benchmarking (Fall 2014)	
• EE460N (Instructor: Mattan Erez) – Computer Architecture (Spring 2012)	

Teaching Assistant

Electrical and Computer Engineering, Cornell University, Ithaca, NY

- ENGRD2300 (Instructors: David H. Albonesi, Adam W. Bojanczyk, José F. Martinez, and Edward G. Suh)
 - Introduction to Digital Logic Design (Spring 2010, Fall 2010, Spring 2011)

PUBLICATIONS

• Journals

Mohammad Faisal Iqbal, Jim Holt, **Jee Ho Ryoo**, Gustavo de Veciana and Lizy K. John, "Dynamic Core Allocation and Packet Scheduling in Multicore Network Processors." In *IEEE Transactions on Computers*, vol. 65, no. 12, December 2016.

Jinsuk Chung, Ikhwan Lee, Michael Sullivan, **Jee Ho Ryoo**, Don Wan Kim, Doe Hyun Yoon, Larry Karplan and Mattan Erez, "Containment Domains: A Scalable, Efficient, and Flexible Resilience Scheme for Exascale Systems." In the *Journal of Scientific Programming*, vol. 21, no. 3-4, 2013.

• Conference Proceedings

Seong Min Park, Marco Ho, Michael Pin-Chuan Lin, **Jeeho Ryoo**. "Evaluating the Impact of Assistive AI Tools on Learning Outcomes and Ethical Considerations in Programming Education." In *the Proceedings of the 16th Global Engineering Education Conference (EDUCON)*, London, UK, April 2025.

Saeed Saffari, Michael Pin-Chuan Lin, Oscar Lin , and **Jeeho Ryoo**. "Investigating Open-Source Large Language Models in Digital Pedagogies." In *the Proceedings of the 18th International Conference on e-Learning & Innovative Pedagogies*, Changhua City, Taiwan, April 2025.

Muge Zhang, Dae Yeol Lee, Vasudevan Janarthanan , and **Jeeho Ryoo**, "Microarchitectural Analysis of Pre-Processing Stage in Machine Learning Workloads." In *Proceedings of the 7th International Conference on Algorithms, Computing and Artificial Intelligence (ACAI)*, Guangzhou, China, December 2024.

Kumar, Shvetha S., Reshma R. Nayak, Jismi S. Kannampuzha, Sahil Rai, **Jeeho Ryoo**, and Lizy K. John. "Evaluation of Pruning Techniques." In *the proceedings of the 43rd International Performance, Computing, and Communications Conference (IPCCC)*, Anaheim, California, USA, November 2023.

Jensen, Steffen, Jaekyu Lee, Dam Sunwoo, Matt Horsnell, Matthew Siggs, **Jeeho Ryoo**, and Lizy John. "Do Video Encoding Workloads Stress the Microarchitecture?." In *the proceedings of the International Symposium on Workload Characterization (IISWC)*, Ghent, Belgium, October 2023.

Jee Ho Ryoo, Shuang Song and Lizy K. John, "Puzzle Memory: A Multifractional Partitioned Heterogeneous Memory Scheme." In *the Proceedings of the 36th International Conference on Computer Design (ICCD)*, Orlando, Florida, USA, October 2018.

Jee Ho Ryoo, Lizy K. John, and Arkaprava Basu, "A Case for Granularity Aware Page Migration." In *the Proceedings of the 32nd International Conference on Supercomputing (ICS)*, Beijing, China, June 2018.

Yashwant, Marathe, Nagendra Gulur, **Jee Ho Ryoo**, Shuang Song and Lizy K. John, "CSALT: Context Switch Aware Large TLB." In *the Proceedings of the 50th International Symposium on Microarchitecture (MICRO)*, Boston Massachusetts, USA, October 2017.

Jee Ho Ryoo, Nagendra Gulur, Shuang Song and Lizy K. John, "Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB." In *the Proceedings of the 44th International Symposium on Computer Architecture (ISCA)*, Toronto, Ontario, Canada, June 2017.

Jee Ho Ryoo, Mitesh R. Meswani, and Lizy K. John, "SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization." In *the Proceedings of the 23rd International Conference on High Performance Computer Architecture (HPCA)*, Austin, Texas, USA, February 2017.

Shuang Song, Meng Li, Xinnian Zheng, **Jee Ho Ryoo**, Reena Panda, Michael LeBeane, Andreas Gerstlauer, and Lizy K. John, "Proxy-Guided Load Balancing of Graph Processing Workloads on Heterogeneous

Clusters.” *In the Proceedings of the 45th International Conference on Parallel Processing (ICPP)*, Philadelphia, Pennsylvania, USA, August 2016.

Reena Panda, Xinnian Zheng, **Jee Ho Ryoo**, Michael LeBeane, Shuang Song Andreas Gerstlauer, and Lizy K. John, “Genesys: Automatically Generating Representative Training-sets.” *In the Proceedings of the 16th International Conference on Embedded Computer Systems: Architecture, Modeling, and Simulation (SAMOS)*, Samos Island, Greece, July 2016.

Michael LeBeane, Shuang Song, Reena Panda, **Jee Ho Ryoo** and Lizy K. John, “Data Partitioning Strategies for Graph Workloads in Heterogeneous Clusters.” *In the Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC)*, Austin, Texas, USA, November 2015.

Jee Ho Ryoo, Karthik Ganesan, Yao-Min Chen and Lizy K. John, “i-MIRROR: A Software Managed Die-Stacked DRAM-Based Memory Subsystem.” *In the Proceedings of the 27th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, Florianopolis, Brazil, October 2015.

Michael LeBeane, **Jee Ho Ryoo**, Reena Panda and Lizy K. John, “WattWatcher: Fine-Grained Power Estimation For Emerging Workloads.” *In the Proceedings of 2015 International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, Florianopolis, Brazil, October 2015.

Reena Panda, Christopher Erb, Michael LeBeane, **Jee Ho Ryoo** and Lizy K. John, “Performance Characterization of Modern Databases on Out-of-order CPUs.” *In the Proceedings of 2015 International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, Florianopolis, Brazil, October 2015.

Jee Ho Ryoo, Saddam Quirem, Michael LeBeane, Reena Panda, Shuang Song and Lizy K. John, “GPGPU Benchmark Suites: How Well Do They Sample the Performance Spectrum.” *In the Proceedings of the 44th International Symposium on Parallel Processing (ICPP)*, Beijing, China, September 2015. **(Best Paper Runner-Up)**

Wooseok Lee, Youngchun Kim, **Jee Ho Ryoo**, Dam Sunwoo, Andreas Gerstlauer and Lizy K. John, “PowerTrain: A Learning-based Calibration of McPAT Power Models.” *In the Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)*, Rome, Italy, July 2015.

Jee Ho Ryoo, Michael LeBeane, Mohammad Faisal Iqbal and Lizy K. John, “Control Flow Behavior of Cloud Workloads.” *In the Proceedings of 2014 International Conference on Workload Characterization (IISWC)*, October, 2014.

Mohammad Faisal Iqbal, Jim Holt, **Jee Ho Ryoo**, Gustavo De Veciane and Lizy K. John, “Flow Migration on Multicore Network Processors: Load Balancing While Minimizing Packet Reordering.” *In the Proceedings of the 42nd International Conference on Parallel Processing (ICPP)*, Lyon, France, October 2013.

Jinsuk Chung, Ikhwan Lee, Michael Sullivan, **Jee Ho Ryoo**, Don Wan Kim, Doe Hyun Yoon, Larry Karplan and Mattan Erez, “Containment Domains: A Scalable, Efficient, and Flexible Resilience Scheme for Exascale Systems.” *In the Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC)*, Salt Lake City, Utah, USA, November 2012.

• Posters

Cory Davis, Patrick M. Stockton, Muge Zhang, **Jeeho Ryoo**, Eugene John, “Microarchitectural Characterization of LightGCN and ExpressGNN and Architectural Implications.” *In the Proceedings of 2025 High Performance, Edge And Cloud computing (HiPEAC)*, January, 2025

Jee Ho Ryoo, Mitesh R. Meswani, Reena Panda, and Lizy K. John, “SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization.” *In the Proceedings of 2016 International Conference on Parallel Architecture and Compilation Techniques (PACT)*, September, 2016.

INVITED TALKS

“Future of Computing and AI Impact,” *Vancouver Korean IT Conference*, Vancouver, BC, July 15, 2023

SERVICES

Chair

- Research Release Time Committee, Gildart Haase School of Computer Sciences and Engineering, Fairleigh Dickinson University: 2026, 2025

Technical Program Committee

- IEEE International Conference on Performance, Computing and Communications (IPCCC): 2024
- IEEE International Parallel and Distributed Processing Symposium (IPDPS): 2025

Reviewer

- ACM Computing Surveys: 2025, 2024
- IEEE Transactions on Computers (TC): 2015
- Simulation Modelling Practice and Theory (SIMPAT): 2016

Student Volunteer

- IEEE International Symposium on Workload Characterization (IISWC): 2011
- ACM/SPEC International Conference on Performance Engineering (ICPE): 2015

PATENTS

Intelligently Partitioning Data Cache to Allocate Space for Translation Entries, Lizy K. John, **Jee Ho Ryoo**, Yashwant Marathe, Nagendra Gulur.

US Patent 10261915B2

Methodology to Utilize Heterogeneous Memories with Variable Properties, Lizy K. John, **Jee Ho Ryoo**, Hung-Ming Hsu, Karthik, Ganesan.

US Patent 20180260323A1

Page-Migration with Varying Granularity. Arkaprava Basu, and **Jee Ho Ryoo**.

US Patent 10503658B2

Processor Using a Level 3 Translation Lookaside Buffer Implemented in Off-Chip or Die-Stacked Dynamic Random-Access Memory. Lizy K. John, Nagendra Gulur, and **Jee Ho Ryoo**.

US Patent 10296465B2

Data Block Sizing for Channels in a Multi-Channel High-Bandwidth Memory. **Jee Ho Ryoo**, and Mitesh R. Meswani.

US Patent 10503655B2

Low Latency, High Bandwidth Memory Subsystem Incorporating Die-Stacked DRAM. **Jee Ho Ryoo**, Karthik Ganesan, and Yao-Min Chen.

US Patent 9406361B2

AWARDS

Samsung Award of Excellence (2012) – Intern award recipient for excellent work performance

Engineering Learning Initiatives (2010) – Motorola research funding recipient for two semesters

Roger Berman '70 Memorial Prize (2010) – Top presentation student in engineering communications program