




- Changes from Rev A
- =====
- Open solder mask over the JTAG connector
 - Change NCP380 to fixed-current model and add current-limit resistor
 - Remove the 1.5K pullup on USB D+ line
 - Add 10k pulldown to VDD_NAND
 - Tie Ethernet magnetics center taps to 3.3V via the choke
 - Tie LED2 anode (pin 9, +LEDR) to VDD2A (3.3V) instead of GND
 - Add more large capacitors to all power rails
 - Add power input header and jumper to short 1.25V and 1.35V
 - Reverse all LCD and CTP pins
 - Swap NAND ALE and CLE wires, tie pin 48 to GND
 - Add 0.1U to NAND_WP#
 - Add green debug LED
 - Add LSE crystal (32.768 kHz)
 - Add 100k pulldown for CTP RST
 - Label connector pins
 - Add reset supervisor instead of 1U
 - VDDSD1 switch 1V8/3V3, and NRST turns uSD power off
 - Swap upper/lower DDR3L mask & strobe
 - Do not swizzle DQ0 and DQ8 on DDR3L
 - Add RS-232 receiver (MAX3232) and DB9 connector
 - External 24 MHz input option

Stanford Research Systems, Inc.
1290-D Reamwood Avenue, Sunnyvale CA 94089



Assembly

Part number

File: mb.kicad_sch

STM32MP135 Test

Size: B

Date: 22 Jan 2026

Designed by JK

Rev: B


KiCad E.D.A. 9.0.4

Layout by JK

Phone:

Sheet 1

PWR IN




MPU

U202A
STM32MP135FAEx


POWER SEQUENCE

POWER SUPPLY SEQUENCE AS PER THE STM32MP135 DATASHEET IS VDD (3.3V) FOLLOWED BY VDD_DDR (1.35V), VDDCPU (1.25V), VDDCORE (1.25V). DURING THE BOOT PROCESS, CLOCK SPEED IS INCREASED FROM 650 MHZ TO 1 GHZ AND VDDCPU INCREASED TO 1.35V. IN STOP MODE, VDDCORE IS REDUCED TO 0.9V. WHEN VDDA1V8_REG COMES UP, VDD_USB (3.3V) IS SWITCHED ON.

THE POWER SEQUENCE CAN BE SIMPLIFIED. WE DO NOT NEED THE STOP MODE, SO VDCORE CAN BE ALWAYS RUNNING AT 1.25V. VDDCPU CAN BE ALWAYS SET TO 1.35V. THIS REDUCES LIFETIME WHEN OPERATING AT HIGH TEMPERATURES (>85C). BUT WE CAN MONITOR THE TEMPERATURE AND MAKE SURE THE INSTRUMENT DOES NOT GET TOO HOT. FINALLY, THE USB SUPPLY IS SWITCHED ON (BY U105) ONCE THE 1.8V INTERNAL REGULATOR GETS TURNED ON.



Switch 1V8/3V3 for uSD



BOOT MODE

B2	B1	B0	
0	0	0	UART/USB
0	1	1	NAND FLASH
1	0	0	TEST BOOT
1	1	0	UART/USB

/MPU Power & Clock/




Stanford Research Systems, Inc.
1290-D Reamwood Avenue, Sunnyvale CA 94089

Assembly Part number File: mpu_power_clock.kicad_sch

STM32MP135 Test

Size: B	Date: 22 Jan 2026	Designed by JK	Rev: B
KiCad E.D.A. 9.0.4	Layout by JK	Phone:	Sheet 2



1

2

3

4

5

6

7

8

A

B

C

D

E