

How not to write a bad report

Tom J Kazmierski, ELEC2202, ELEC6016

A report is written to be read!

- Always write for your readers – you know who they are: your examiners
- Know the purpose of your report: academic assessment
- Hence
 - No need to repeat material from notes, data sheets
 - But you must
 - Demonstrate understanding and knowledge
 - Demonstrate results
 - State what you achieved in the Introduction as well as in the Conclusion

Structure

- Introduction (short)
 - What is the problem?
 - How have you solved the problem?
 - What remains unsolved
 - What are your main results?
 - How is the rest of the report organized?

Structure (cont)

- Technical sections and results
 - What are the results?
 - Why do they look the way they do? – Do an analysis
 - Saying “Modelsim waveforms in fig X show that the sequencer works correctly” is not explaining anything.
 - Be organised: introduce-explain-summarise
 - Be succinct: make your point, then move on.
- Presentation matters
 - A high-quality technical work requires a high-quality presentation
 - Clear figures
 - Annotated code
 - Do not leave much blank space, especially around figures; use effectively the space you have

Structure (cont)

- Conclusions and further work
 - Remember: readers usually read the Introduction and Conclusion - FIRST.
 - In Introduction: tell what you are going to tell
 - In Conclusion: tell what you have told
 - State the main points you took away from your work. Show what have you learned. Do more analysis!

Example of a clear figure, waveforms explained

The ModelSim simulation (Figure 7) shows the register being reset on the first rising clock edge whilst 'reset' is high, then the register does not change even when 'Sum' is assigned a value until 'shift' goes high, the shifted values are as predicted above.





Figure 7: ModelSim simulation of register module

Example of efficient use of space



The following waveform suggests appropriate behaviour (figure 4).



Figure 4: Modelsim simulation of the register module.

```

1 module nbit_reg_8 (input logic clk, input logic reset, input logic add_en, input logic shift_en, output logic[7:0] q);
2   enum logic {idle, adding, shifting, stopped} present = idle; next;
3   int n = 4;
4   always_ff @(posedge clk)
5   begin
6     if (reset)
7       q <= 8'h00;
8     else if (add_en)
9       q <= q + 8'h01;
10    else if (shift_en)
11      q <= {q[6:0], q[0]};
12    else
13      q <= q;
14  end
15  always_comb
16  begin
17    present = idle;
18    if (add_en)
19      present = adding;
20    else if (shift_en)
21      present = shifting;
22    else
23      present = stopped;
24  end
25 endmodule

```

Fig5 the code for an n-bit register with add and shift in one cycle

The testbench and simulation results: (fig6 and fig7)

```

1 module testbench;
2   logic clk, reset, add_en, shift_en;
3   logic[7:0] q;
4   nbit_reg_8 u1(q, clk, reset, add_en, shift_en);
5   initial
6   begin
7     clk = 0;
8     reset = 1;
9     add_en = 0;
10    shift_en = 0;
11  end
12  always
13  begin
14    #10 clk = ~clk;
15  end
16  initial
17  begin
18    #10 reset = 0;
19    #10 add_en = 1;
20    #10 add_en = 0;
21    #10 shift_en = 1;
22    #10 shift_en = 0;
23  end
24  always_comb
25  begin
26    q <= q + 8'h01;
27    q <= {q[6:0], q[0]};
28  end
29 endmodule

```

Fig6 the code for the n-bit register (fig5)



Fig7 the simulation results for the n-bit register (n=8)

```

module sequence(input logic start_en, input logic stop_en, output logic[7:0] q, output logic[7:0] next_q);
ready, add, shift, reset;
enum logic {idle, adding, shifting, stopped} present = idle; next;
int n = 4;
always_ff @(posedge clk)
begin
present <= next;
end

always_comb
begin
add = 1'b0;
ready = 1'b0;
shift = 1'b0;
reset = 1'b0;
case (present)


idle:
begin
reset = 1'b0;
if (start)
begin
next = adding;
end
else
next = idle;
end

adding:
begin
reset = 1'b1;
add = 1'b0;
ready = 1'b0;
shift = 1'b0;
n = n-1;
if (q[0])
begin
add = 1'b1;
end
else
begin
add = 1'b0;
end
next = shifting;
end

shifting:
begin
reset = 1'b1;
shift = 1'b1;
ready = 1'b1;
n = n-1;
if (q[0])
begin
shift = 1'b0;
end
else
begin
shift = 1'b1;
end
next = adding;
end

stopped:
begin
reset = 1'b1;
add = 1'b0;
ready = 1'b0;
shift = 1'b0;
n = n-1;
if (q[0])
begin
shift = 1'b1;
end
else
begin
shift = 1'b0;
end
next = idle;
end
endcase
end
endmodule

```



always_comb is for combinational logic only!

```

// correct counter implementation:
logic[2:0] n;
always_ff @(posedge clk)
if (present == idle)
n <= 4;
else if (present == adding)
n <= n-1;

```