
Transistors

• PMOS and NMOS<sup>1</sup>


<sup>&</sup>lt;sup>1</sup>see ELEC3221 IC Design notes for lots more detail

- Transistors
- Wiring




- Touching/crossing wires on the same metal layer connect
- Touching/crossing wires on the different metal layers do not connect

- Transistors
- Wiring
- Contacts/Vias




• Connections may be explicitly added between adjacent layers e.g. metal1 and metal2



• metal1 to metal2 connection is made with the addition of a via


- Transistors
- Wiring
- Contacts/Vias



• Connections may be explicitly added between adjacent layers e.g. metal1 and metal2

## IC Design - Hierarchy


- Transistors
- Wiring
- Contacts/Vias
- Ports



• The ports of a cell define where connections to the rest of the circuit can be made.<sup>2</sup>


<sup>&</sup>lt;sup>2</sup>connections made to other parts of the cell and wires overlapping the cell boundary represent violations of hierarchy rules and can lead to unpredictable results

## IC Design - Standard Cells




• Often the standard cell designers supply only an abstract (black box) view and a simulation model to the users of the standard cell library.

#### Placement




Butting of cells allows for easy routing of power and ground.

### Placement




Cells are placed in one or several equal length lines.

#### Placement




Cells are placed in one or several equal length lines.

#### Placement




Cells are placed in one or several equal length lines.


## Routing




# Routing




## Routing




# Routing



## Routing




# Full Chip Design within Flexible Pad Ring




• Partitioning - Floor Planning

# ECS SuperChip Die Size: 2.5mm × 2.4mm

Technology: AMS  $0.35\mu m$ 



• Multi-project chip with fixed area for each team.



- Team design fits within "D2\_DESIGN\_IO" cell<sup>3</sup>
- Provides access to 24 inputs (A0-A23) at the top and 24 outputs (Q0-Q23) at the bottom

 $<sup>^3</sup>$ only connections to the (inner) VDD ring or the (outer) GND ring may overlap the padring