

16 November 2014 03:06

Timing diagram for the /s0 serial interface. The diagram shows signals for /s0/clock, /s0/start, /s0/Q0, /s0/add\_shift, /s0/shift, /s0/ready, /s0/reset, /s0/present, /s0/hext, /s0/count, and /s0/next\_count over a 200 ns period. The /s0/present signal has states: idle, shifting, stop..., and stopped. The /s0/hext signal has states: idle, shifting, stop..., and stopped. The /s0/count and /s0/next\_count signals show bit values from 7 down to 0.

/a0/A	0	(0) (1) (2) (3) (4) (5) (6) (7) (8) (9) (a) (b) (c) (d) (e) (f) (0)
/a0/M	f	(0) (1) (2) (3) (4) (5) (6) (7) (8) (9) (a) (b) (c) (d) (e) (f)
/a0/C	1'b0	
/a0/Sum	f	(0) (2) (4) (6) (8) (a) (c) (e) (0) (2) (4) (6) (8) (a) (c) (e) (f)

Now

90 ns

0 ns

20 ns

40 ns

60 ns

80 ns

Timing diagram for the 74161 4-bit binary counter. The diagram shows signals for /r0/clock, /r0/re..., /r0/ad..., /r0/shift, /r0/C, /r0/Qin, /r0/Sum, and /r0/AQ over a 100 ns period. The /r0/clock signal is a periodic square wave. The /r0/re... signal is a square wave that is high for the first 20 ns and then low. The /r0/ad... signal is a square wave that is high for the first 20 ns and then low. The /r0/shift signal is a square wave that is high for the first 20 ns and then low. The /r0/C signal is a square wave that is high for the first 20 ns and then low. The /r0/Qin signal is a square wave that is high for the first 20 ns and then low. The /r0/Sum signal is a square wave that is high for the first 20 ns and then low. The /r0/AQ signal is a square wave that is high for the first 20 ns and then low. The /r0/AQ signal is also labeled with the value 0000000011100101.