


Pipelined Datapath



*Assume CLK and RESET control signals go to all registers