


330: Computer Architecture


Basic Processor Design: Datapaths

Slides prepared by Dr. Gary Tyson.


Recap (FSM for Vending Machine)




Ran out of
specific drink
selection



Recap (Implementing FSM)




A MIPS-32 Processor as FSM




Pentium Processor Die

- State
 - Registers
 - Memory
- Control ROM
- Combinational logic
(Compute)




Building Blocks for the MIPS-32




Here are the pieces, go build yourself a processor!

A MIPS-32 Datapath Implementation



Control Building Blocks (1)




Connect one of the inputs to OUT based on the value of select

If (select == 0)
 OUT = IN1
Else
 OUT = IN2

Control Building Blocks (2)

Decoder activates one of the output lines based on the input




IN	OUT
6543210	6543210
0000000	0000000
0000001	0000001
0000010	0000010
0000011	0000100
etc.	

ROM just stores preset data in each location.


Give address to access data

Compute Building Blocks (1)

Arithmetic Logic Unit



Adder



Perform basic arithmetic functions

$$\text{OUT} = f(\text{IN1}, \text{IN2})$$

$$\text{EQ} = (\text{IN1} == \text{IN2})$$

For MIPS32, $f = \text{add, nor, eq}$
for other processors, there are many more functions

Simple ALU – Does only adds

inA	inB	outC

Compute Building Blocks (2)

Sign Extension Unit



Sign extend input by replicating the MSB to width of output

$$\text{OUT}(31:0) = \text{SE}(\text{IN}(15:0))$$


$$\text{OUT}(31:16) = \text{IN}(15)$$

$$\text{OUT}(15:0) = \text{IN}(15:0)$$

Useful when compute unit is wider than data

State Building Blocks (1)

Register File or Register



Small/fast memory to store temporary values

n entries (MIPS32 = 32)

r read ports (MIPS32 = 2)

w write ports (MIPS32 = 1)

* Num r/w ports varies


* R_i specifies register number to read

* W_i specifies register number to write

* D_i specifies data to write

How many bits are R_i and W_i in MIPS32?

State Building Blocks (2)



Slower storage structure
to hold large amounts of
stuff

Use 2 memories for MIPS32

- * Instructions
- * Data
- * 65536 total words

MIPS-32 processor

- **Microprocessor without Interlocked Pipeline Stages**
 - For programming projects
 - Simple!

MIPS-32 processor

R-type instructions

opcode	rs	rt	rd	sa	func
31-26	25-21	20-16	15 – 11	10-6	5-0

Name	Exec	Func
add	rd, rs, rt	100000
nor	rd, rs, rt	100111

Opcode is always 00000!

<https://www.d.umn.edu/~gshute/mips/rtype.xhtml>

MIPS-32 R-Type

add	rd, rs, rt	100000	nor	rd, rs, rt	100111
addu	rd, rs, rt	100001	or	rd, rs, rt	100101
and	rd, rs, rt	100100	sll	rd, rt, sa	000000
break	001101		sllv	rd, rt, rs	000100
div	rs, rt	011010	slt	rd, rs, rt	101010
divu	rs, rt	011011	sltu	rd, rs, rt	101011
jalr	rd, rs	001001	sra	rd, rt, sa	000011
jr rs	001000		srav	rd, rt, rs	000111
mfhi	rd	010000	srl	rd, rt, sa	000010
mflo	rd	010010	srlv	rd, rt, rs	000110
mthi	rs	010001	sub	rd, rs, rt	100010
mtlo	rs	010011	subu	rd, rs, rt	100011
mult	rs, rt	011000	syscall		001100
multu	rs, rt	011001	xor	rd, rs, rt	100110

MIPS-32 processor

I-type instructions

opcode	rs	rt	offset
31-26	25-21	20-16	15 - 0

Name	Exec	opcode
lw	rt, imm(rs)	100011
sw	rt, imm(rs)	101011 —
beq	rs, rt, label	000100

<https://www.d.umn.edu/~gshute/mips/itype.xhtml>

MIPS-32 processor

j-type instructions


opcode	offset
31-26	25 - 0

Name Exec opcode


j label 000010 coded address of label

<https://www.d.umn.edu/~gshute/mips/jtype.xhtml>


MIPS-32 Datapath Implementation



Executing an **ADD** Instruction



Executing an **ADD** instruction on this MIPS32 datapath



Adding a clock to the mix

- We can design more interesting circuits if we have a clock signal.
- The use of a clock enables a sequential circuit to *predictably* change state (and store information).
- A clock signal alternates between 0 and 1 states at a fixed frequency (e.g. 100MHz)
- What should the clock frequency be?



Clocks

- Clock signal
 - Periodic pulse
 - Generated using oscillating crystal
 - Distributed throughout chip using clock distribution net




- With clock signals we can create a new class of circuits called *sequential*
 - Output determined by inputs & **previous** state

Edge Triggered D Flip-flop




Data should remain valid and stable during latching!

Why edge-triggered flip-flops?




IS LIKE A TOLL-GATE




IS LIKE AN AIR-LOCK

In edge-triggered flip-flops, the latching edge provides convenient abstraction of “instantaneous” change of state.


Executing an **NOR** Instruction




Executing a **NOR** instruction on this MIPS-32 datapath




Executing an **LW** Instruction




Executing a LW instruction on this MIPS-32 datapath




Executing an **SW** Instruction




Executing a **SW** instruction on this MIPS-32 datapath



Executing an **BEQ** Instruction




Executing a not taken **BEQ** instruction on this MIPS-32 datapath




So Far, So Good

- Let try to add a more complex instruction.
- Jump And Link Register (JALR)
 - To implement JALR we need to
 - Write $PC+1$ into regB
 - Move regA into PC
 - JALR doesn't fit into our nice clean datapath
 - Right now there is:
 - No path to write $PC+1$ into a register
 - No path to write a register to the PC


Executing an **JALR** Instruction




Executing a **JALR** Instruction



What If $\text{regA} = \text{regB}$ for a JALR?




Changes for a **JALR 1 1** Instruction




Class Problem 1

- Extend the single cycle datapath to perform the following operation
 - `cmov rd, rs, rt`
 - $rd = rs$ (if $rt \neq 0$)
 - $PC = PC + 1$

Executing a **CMOV** Instruction




Class Problem 1 (continued)



Calculating cycle time


- Switching delay
 - Propagation time through a transistor




- Signal propagation
 - Electron flow over the wires
 - Set by the speed of light

Calculating cycle time


- Time through a MUX




Time through a register file



Cycle time for Instructions




8-bit Ripple Carry Adder




Unfortunately this has a very large propagation time for 32 bit adds (~96)

Cycle time for Instructions




8-bit Carry Look-ahead Adder

A much faster (and more complex) adder for 32 or 64 bit adds



Cycle time for Instructions



What's Wrong with Single Cycle?

- All instructions run at the speed of the slowest instruction.
- Adding a long instruction can hurt performance
 - What if you wanted to include multiply?
- You cannot reuse any parts of the processor
 - We have 3 different adders to calculate $PC+1$, $PC+1+offset$ and the ALU
- No profit in making the common case fast
 - Since every instruction runs at the slowest instruction speed
 - This is particularly important for loads as we will see later

What's Wrong with Single Cycle?

1 ns – Register read/write time

2 ns – ALU/adder

2 ns – memory access

0 ns – MUX, PC access, sign extend, ROM

	Get Instr		read reg		ALU operation		mem		write reg	
add:	2ns	+	1ns	+	2ns			+	1ns	= 6 ns
beq:	2ns	+	1ns	+	2ns					= 5 ns
sw:	2ns	+	1ns	+	2ns	+	2ns			= 7 ns
lw:	2ns	+	1ns	+	2ns	+	2ns	+	1ns	= 8 ns

Computing Execution Time

Assume: 100 instructions executed

25% of instructions are loads,

10% of instructions are stores,

45% of instructions are adds, and

20% of instructions are branches.

Single-cycle execution:

$$100 * 8\text{ns} = \underline{\mathbf{800}} \text{ ns}$$

Optimal execution:

$$25*8\text{ns} + 10*7\text{ns} + 45*6\text{ns} + 20*5\text{ns} = \underline{\mathbf{640}} \text{ ns}$$


Multiple-cycle Execution

- Each instruction takes multiple cycles to execute
 - Cycle time is reduced!
 - Slower instructions take more cycles
 - Can reuse datapath elements each cycle (smaller circuit)
- What is needed to make this work?
 - Since you are re-using elements for different purposes, you need more and/or wider MUXes.
 - You may need extra registers if you need to remember an output for 1 or more cycles.
 - Control is more complicated since you need to send new signals on each cycle.


Cycle 1

Cycle 2


Cycle 3




Multi-cycle MIPS-32 Datapath




State machine for multi-cycle control signals (transition functions)



Implementing FSM



Building the Control Rom




First Cycle (State 0) Fetch Instr


- What operations need to be done in the first cycle of executing any instruction?
 - Read memory[PC] and store into instruction register.
 - Must select PC in memory address MUX ($MUX_{addr} = 0$)
 - Enable memory operation ($Mem_{en} = 1$)
 - R/W should be (read) ($Mem_{r/w} = 0$)
 - Enable Instruction Register write ($IR_{en} = 1$)
 - Calculate PC + 1
 - Send PC to ALU ($MUX_{alu1} = 0$)
 - Send 1 to ALU ($MUX_{alu2} = 01$)
 - Select ALU add operation ($ALU_{op} = 0$)
 - $Pc_{en} = 0$; $Reg_{en} = 0$; MUX_{dest} and $MUX_{rdata} = X$
- Next State: Decode Instruction

Cycle 1 Operation


This is the same for all instructions
(since we don't know the instruction yet!)



Building the Control Rom




State 1: instruction decode




State 1: output function


Update PC; read registers (RegA and regB);
use opcode to determine next state



Building the Control Rom




State 2: Add cycle 3




State 2: **Add** Cycle 3 Operation


Send control signals to MUX to select values of regA and regB and control signal to ALU to add



Building the Control Rom




State 2: Add cycle 3




Add Cycle 4 Operation


Send control signal to address MUX to select dest and to data MUX to select ALU output, then send write enable to register file.




Building the Control Rom




Return to State 0: Fetch cycle to execute the next instruction




Control Rom for nand (4 and 5)




What about the transition from state 1?




Complete transition function circuit



Control Rom (use of 1111 state)




Return to State 0: Fetch cycle to execute the next instruction




State 6: LW cycle 3

Calculate address for memory reference




Control Rom (1w cycle 3)




State 7: LW cycle 4

Read memory location




Control Rom (1w cycle 4)




State 8: LW cycle 5


Write memory value to register file




Control Rom (1w cycle 5)




Return to State 0: Fetch cycle to execute the next instruction



Control Rom (sw cycles 3 and 4)




Return to State 0: Fetch cycle to execute the next instruction




State 6: beq cycle 3

Calculate target address for branch




Control Rom (beq cycle 3)




State 13: beq cycle 4 (incorrect)

Write target address into PC


if ($\text{data}_{\text{rega}} == \text{data}_{\text{regb}}$)



Control Rom (beq cycle 4)



OK, what about the JALR or CMOV instructions?



Multi-cycle MIPS-32 Datapath

