
# RFSM User Manual - 1.5

J. Sérot



# Chapter 1

# Introduction

This document is a brief user manual for the RFSM toolset. It is, in its current form, very preliminary, but should suffice for a quick grasp of the provided tools.

RFSM is a set of tools aimed at describing, drawing and simulating *reactive finite state machines*. Reactive FSMs are a FSMs for which transitions can only take place at the occurence of events.

RFSM has been developed mainly for pedagogical purposes, in order to initiate students to model-based design. It is currently used in courses dedicated to embedded system design both on software and hardware platforms (microcontrolers and FPGA resp.). But RFSM can also be used to generate code (C, SystemC or VHDL) from high-level models to be integrated to existing applications.

RFSM is actually composed of three distinct tools:

- a command-line compiler (rfsmc),
- a graphical user-interface (GUI) to the compiler,
- $\bullet\,$  a library for the OCaml programming language.

These tools can be used to

- describe FSM-based models and testbenches,
- generate graphical representations of these models (.dot format) for visualisation,
- simulate these models, producing .vcd files to be displayed with waveform viewers such as gtkwave,
- generate C, SystemC and VHDL implementations (including testbenches for simulation)

This document is organized as follows. Chapter 2 is an informal presentation of the RFSM language and of its possible usages. Chapter 3 describes how to use the command-line compiler. Chapter ?? describes the GUI-based application. Appendix A gives the detailed syntax of the language. Appendix B summarizes the compiler options. Appendices C1, C2 and C3 give some examples of code generated by the C, SystemC and VHDL backends.

# Chapter 2

# Overview

This chapter gives informal introduction to the RFSM language and of how to use it to describe FSM-based systems.

## 2.1 Introductory example

Listing 2.1 is an example of a simple RFSM program<sup>1</sup>. This program is used to describe and simulate the model of a calibrated pulse generator. Given an input clock H, with period  $T_H$ , it generates a pulse of duration  $n \times T_H$  whenever input E is set when event H occurs.

The program can be divided in four parts.

The first part (lines 1-14) gives a **generic model** of the generator behavior. The model, named **gensig**, has one parameter, n, two inputs, h and e, of type event and bool respectively, and one output s of type bool. Its behavior is specified as a reactive FSM with two states, E0 and E1, and one internal variable k. The transitions of this FSM are given after the trans: keyword in the form:

where

- ev is the event trigerring the transition,
- quard is a set of (boolean) conditions,
- actions is a set of actions performed when the transition is enabled.

The semantics is that the transition is enabled whenever the FSM is in the source state, the event ev occurs and all the conditions in the guard are true. The associated actions are then performed and the FSM moves to the destination state. For example, the first transition is enabled whenever an event occurs on input h and, at this instant, the value of input e is 1. The FSM then goes from state E0 to state E1 and sets its internal variable k and its output s to 1. The *initial transition* of the FSM is given after the itrans: keyword in the form:

Here the FSM is initially in state  ${\tt EO}$  with output  ${\tt s}$  set to 0.

A graphical representation of the **gensig** model is given in Fig. 2.1 (this representation was actually automatically generated from the program in Listing 2.1, as explained in Chap. 3).

<sup>&</sup>lt;sup>1</sup>This program is provided in the distribution, under directory examples/single/gensig/v2.

Listing 2.1: A simple RFSM program

```
1
    fsm model gensig <n: int> (
 2
       in h: event,
 3
       in e: bool,
 4
       out s: bool)
 5
 6
       states: E0, E1;
 7
       vars: k: int < 0:n>;
 8
       trans:
         E0 \rightarrow E1 on h when e=1 with k:=1, s:=1
 9
         E1 \rightarrow E1 on h when k<n with k:=k+1
10
11
         E1 \rightarrow E0 on h when k=n with s:=0;
12
       itrans:
       \mid -> E0 \text{ with } s := 0;
13
14
15
    input H : event = periodic (10,0,80)
16
    \mathbf{input} \ E \ : \ \mathbf{bool} \ = \ \mathbf{value\_changes} \ \ (0:0 \, , \ \ 25:1 \, , \ \ 35:0)
17
18
    output S: bool
19
20
    fsm g = gensig < 4 > (H, E, S)
```




Figure 2.1: A graphical representation of FSM model defined in Listing 2.1

Note that, at this level, the value of the parameter n, used in the type of the internal variable k (line 7) and in the transition conditions (lines 10 and 11) is left unspecified, making the gensig model a generic one.

The second part of the program (lines 16–18) lists **global inputs and outputs**<sup>2</sup>. For global outputs the declaration simply gives a name and a type. For global inputs, the declaration also specifies the **stimuli** which are attached to the corresponding input for simulating the system. The program of Listing 2.1 uses two kinds of stimuli<sup>3</sup>. The stimuli attached to input H are declared as *periodic*, with a period of 10 time units, a start time of 0 and a end time of 80. This means than an event will be produced on this input at time 0, 10, 20, 30, 40, 50, 60, 70 and 80. The stimuli attached to input E say that this input will respectively take value 0, 1 and 0 at time 0, 25 and 35 (thus producing a "pulse" of duration 10 time units starting at time 25).

The third and last part of the program (line 20) consists in building the global model of the system by *instanciating* the FSM model(s). Instanciating a model creates a "copy" of this model for which

- the generic parameters (n here) are now bound to actual values (4 here),
- the inputs and outputs are connected to the global inputs or outputs.

A graphical representation of the system described in Listing 2.1 is given in Fig. 2.2<sup>4</sup>.




Figure 2.2: A graphical representation of system described in Listing 2.1

#### Simulating

Simulating the program means computing the reaction of the system to the input stimuli. Simulation can be performed the RFSM command-line compiler or the IDE (see Chap. 3 and ?? resp.). It produces a set of *traces* in VCD (Value Change Dump) format which can visualized using *waveform viewers* such as gtkwave. The simulation results for the program in Listing 2.1 are illustrated in Fig. 2.3.

<sup>&</sup>lt;sup>2</sup>In case of multi-FSM programs, this part will also contains the declaration of *shared* events and variables. See Sec. 2.2.3

<sup>&</sup>lt;sup>3</sup>See Sec. 2.2.3 for a complete description of stimuli.

 $<sup>^4</sup>$ Again, this representation was actually automatically generated from the program in Listing 2.1, as explained in Chap.  $^3$ 




Figure 2.3: Simulation results for the program in Listing 2.1, viewed using gtkwave

### Code generation

RFSM can also generate code implementing the described systems simulation and/or integration to existing applications.

Currently, three backends are provided:

- a backend generating a C-based implementation of each FSM instance,
- a backend generating a *testbench* implementation in SystemC (FSM instances + stimuli generators),
- a backend generating a *testbench* implementation in VHDL (FSM instances + stimuli generators).

The target language for the C backend is a C-like language augmented with

- a task keyword for naming generated behaviors,
- in, out and iinout keywords for identifying inputs and outputs,
- a builtin event type,
- primitives for handling events: wait\_ev(), wait\_evs() and notify\_ev().

The idea is that the generated code can be turned into an application for a multi-tasking operating system by providing actual implementations of the corresponding constructs and primitives.

For the SystemC and VHDL backends, the generated code can actually be compiled and executed for simulation purpose and. The FSM implementations generated by the VHDL backend can also be synthetized to be implemented hardware using hardware-specific tools<sup>5</sup>.

Appendices C1, C2 and C3 respectively give the C and SystemC code generated from the example in Listing 2.1.

<sup>&</sup>lt;sup>5</sup>We use the QUARTUS toolchain from Intel/Altera.

+, -, *, /, % (modulo)	arithmetic operations
>>, <<	(logical) shift right and left
&,   , ^	bitwise and, or and xor
[.:.]	bit range extraction (ex: n:=m[5:3])
[.]	single bit extraction (ex: b:=m[4])
::	resize (ex: n::8)

Table 2.1: Builtin operations on integers

## 2.2 The RFSM language

This section is more thorough presentation of the RFSM language introduced in the previous section. This presentation is deliberately informal. The complete language syntax can be found in Appendix A.

### 2.2.1 Types

There are two categories of types: builtin types and user defined types.

Builtin types are: bool, int, float, char, event and arrays.

- ▶ Objects of type bool can have only two values : 0 (false) and 1 (true).
- $\blacktriangleright$  Values of type char are denoted using single quotes. For example, for a variable c having type char :

$$c := A'$$

They can be converted from/to they internal representation as integers using the "::" cast operator. For example, if c has type char and n type int, then

$$n := A' :: int; c := (n+1) :: char$$

assigns value 65 to n (ASCII code) and, then, value 'B' to c.

- ▶ The type int can be refined using a *size* or a *range annotation*. The type int<sz>, where sz is an integer, is the type of integers which can be encoded using n bits. The type int<min:max>, where both min and max are integers, is the type of integers whose value ranges from min to max. The size and range limits, can be constants or expressions whose value can be computed as compile time (expressions involving parameter values, as exemplified line 9 in Listing 2.1).
- ▶ Supported operations on values of type int are described in Table 2.1. If n is an integer and hi (resp. 1o) an integer expression then n[hi:lo] designates the value represented by the bits hi...lo in the binary representation of n. Bit ranges can be both read (ex: x=y[6:2]) or written (ex: x[8:4]:=0). The syntax n[i—, where n is an integer is equivalent to n[i:i]. The cast operator (::) can be used to combine integers with different sizes (for example, if n has type int<16> and m has type int<8>, writing n:=n+m is not allowed and mus be written, instead, n:=n+m::int<16>. Note that the logical "or" operator is denoted "||" because the single "|" is already used in the syntax.
- ▶ The operations on values of type float are: "+.", "-.", "\*." and "/." (the dot suffix is required to distinguish them from the corresponding operations on ints).
- ▶ Arrays are 1D, fixed-size collections of ints, bools or floats. Indices range from 0 to n-1 where n is the size of the array. For example, int array[4] is the type describing arrays of four integers. If t is an object with an array type, its cell with index i is denoted t[i].

User defined types are either type abbreviations, enumerations or records.

▶ Type abbreviations are introduced with the following declaration

Each occurrence of the defined type in the program is actually substituted by the corresponding type expression.

▶ Enumerated types are introduced with the following declaration

$$\mathbf{type} \ \mathrm{typename} = \mathbf{enum} \ \{ \ \mathrm{C1}, \, ..., \, \mathrm{Cn} \ \}$$

where  $C1, \ldots, Cn$  are the enumerated values, each being denoted by an identifier starting with an uppercase letter. For example:

▶ Record types are introduced with the following declaration

$$| \mathbf{type} | \mathbf{typename} = \mathbf{record} \{ \text{ fid1: ty1, ..., fidn: tyn } \}$$

where fid1, ..., fidn and ty1, ..., tyn are respectively the name and type of each record field For example:

$$\mathbf{type} \ \mathrm{coord} = \mathbf{record} \ \{ \ \mathrm{x: int, \, y: \, int} \}$$

Individual fields of a value with a record type can be accessed using the classical "dot" notation. For example, with a variable c having type record as defined above:

$$c.x := c.x+1$$

#### 2.2.2 FSM models

An FSM model, introduced by the fsm model keywords, describes the interface and behavior of a reactive finite state machine. A reactive finite state machine is a finite state machine whose transitions can only be caused by the occurrence of events.

The **interface** of the model gives its name, a list of parameters (which can be empty) and a list of inputs and outputs. All parameters and IOs are typed. Inputs and outputs are explicitly tagged. An IO tagged **inout** acts both as input and output (it can be read and written by the model). Inputs and outputs are listed between (...). Parameters, if present are given between <...>. Examples:

The model **body**, written between {...}, generally comprises four sections :

- a section giving the list of *states*,
- a section introducing local (internal) variables,
- a section giving the list of transition,
- a section specifying the *initial transition*.

Each section starts with the corresponding keyword (states:, vars:, trans: and itrans: resp.) and ends with a semi-colon.

#### States

The states: section gives the set of internal states, as a comma-separated list of identifiers (each starting with a uppercase letter). Example:

```
states: Idle, Wait1, Wait2, Done;
```

#### Variables

The vars: section gives the set of internal variables, each with its type. Example:

```
vars: cnt: int, stop: bool;
```

The type of a variable may depend on parameters listed in the model interface. Example

```
fsm gensig<n: int> (...) { ... vars: k: int<0..n>; ... }
```

The vars: section may be omitted.

#### Transitions

The trans: section gives the set of transitions between states. Each transition is denoted

```
| | src_state -> dst_state on ev when guards with actions
```

where

- src\_state and dst\_state respectively designates the source state and destination state,
- ev is event trigerring the transition,
- *guards* is a set a enabling conditions,
- actions is a set of actions performed when then transition is enabled.

int	+ - * / mod = != > < >= <=
bool	= !=
enumeration	= !=

Table 2.2: Operations on types

The semantics is that the transition is enabled whenever the FSM is in the source state, the triggering event occurs and all conditions evaluate to true. The associated actions are then performed and the FSM moves to the destination state.

The triggering event must be listed in the inputs.

Each condition listed in *guards* must evaluate to a boolean value. The guard is true if *all* conditions evaluate to true (conjonctive semantics). The guards may involve inputs and/or internal variables.

The guard can be empty. In this case, the transition is denoted

The **actions** associated to a transition consists in modifications of the outputs and/or internal variables or emissions of events. Modifications of outputs and internal variables are denoted

$$id := expr$$

where id is the name of the output (resp. variable) and expr an expression involving inputs, outputs and variables and operations allowed on the corresponding types. The set of allowed operations is given in Table 2.2.

The action of emitting of an event is simply denoted by the name of this event.

Examples:

$$S0 \rightarrow S1$$
 on top

In the above example, the enclosing FSM switches from state S0 to state S1 when the event top occurs.

In the above example, the enclosing FSM switches from state Idle to state Wait, resetting the internal variable ctr to 0 and emitting event received whenever an event occurs on its Clic input.

In the above example, the enclosing FSM stays in state Wait but increments the internal variable ctr whenever an event Top occurs and that, at this instant, the value of variable ctr is smaller than 8.

Expressions may also involve the C-like ternary conditional operator ?:. For example, in the example below, the enclosing FSM stays in state S0 but updates the variable k at each occurrence of event H so that is incremented if its current value is less than 8 or reset to 0 otherwise.

$$S0 -> S0$$
 on H with k:=k<8?k+1:0

The set of actions may be empty. In this case, the transition is denoted:

#### Initial transition

The itrans: section specifies the initial transition of the FSM. This transition is denoted:

where *init\_state* is the initial state and *actions* a list of actions to be performed when initializing the FSM. The latter can be empty. in this case the initial transition is simply denoted:

#### 2.2.3 Globals

Globals are used to connect model instances to the external world or to other instances.

#### Inputs and outputs

Interface to the external world are represented by input and output objects.

▶ For outputs the declaration simply gives a name and a type :

▶ For inputs, the declaration also specifies the **stimuli** which are attached to the corresponding input for simulating the system.

There are three types of stimuli: periodic and sporadic stimuli for inputs of type event and value changes for scalar inputs.

Periodic stimuli are specified with a period, a starting time and an ending time.

$$\boxed{\textbf{periodic}(\text{period},\text{t0,t1})}$$

Sporadic stimuli are simply a list of dates at which the corresponding input event occurs.

$$\mathbf{sporadic}(\mathsf{t1}, ..., \mathsf{tn})$$

Value changes are given as list of pairs t:v, where t is a date and v the value assigned to the corresponding input at this date.

$$\begin{tabular}{c} \textbf{value\_changes}(t1:v1,...,tn:vn) \end{tabular}$$

Examples:

input Clk: 
$$event = periodic(10,10,120)$$

The previous declaration declares Clk as a global input producing periodic events with period 10, starting at t=10 and ending at  $t=100^6$ .

input Clic: event = 
$$sporadic(25,75,95)$$

The previous declaration declares Clic as a global input producing events at t=25, t=75 and t=95.

The previous declaration declares E as a global boolean input taking value false at t=0, true at t=25 and false again at t=35.

 $<sup>^6</sup>$ Note that, at this level, there's no need for an absolute unit for time.

#### Shared objects

Shared objects are used to represent interconnexions between FSM instances. This situation only occurs when the system model involves several FSM instances and when the input of a given instance is provided by the output of another one (see Section 2.2.4).

▶ For shared objects the declaration simply gives a name and a type :

shared name: typ

#### 2.2.4 Instances and system

The description of the system is carried out by instanciating – and, possibly, inter-connecting – previously defined FSM models.

Instanciating a model creates a "copy" of the corresponding FSM for which

- the parameters of the model are bound to their actual value,
- the declared inputs and outputs are connected to global inputs, outputs or shared objects.

The syntax for declaring a model instance is as follows:

where

- inst name is the name of the created instance,
- model name is the name of the instanciated model,
- param\_values is a comma-separated list of values to be assigned to the formal (generic) parameters,
- actual\_ios is a comma-separated list of global inputs, outputs or shared objects to be connected to the instanciated model.

Binding of parameter values and IOs is done by position. Of course the number and respective types of the formal and actual parameters (resp. IOs) must match.

For example, the last line of the program given in Listing 2.1

$$fsm g = gensig < 4 > (H,E,S)$$

creates an instance of model gensig for which n=4 and whose inputs (resp. output) are connected to the global inputs (resp. output) H and E (resp. S).

#### Multi-FSM models

It is of course possible to build a system model as a *composition* of FSM instances. An example is given in Listing 2.2. The system is a simple modulo 8 counter, here described as a combination of three event-synchronized modulo 2 counters<sup>7</sup>.

Here a single FSM model (cntmod2) is instanciated thrice, as CO, C1 and C2. These instances are synchronized using two shared events, RO and R1.

The graphical representation of the program is given in Fig. 2.4. Simulation results are illustrated in Fig 2.5.

<sup>&</sup>lt;sup>7</sup>This program is provided in the distribution, under directory examples/multi/ctrmod8.

Listing 2.2: A multi-model RFSM program

```
1
    fsm model cntmod2(
 2
       in h: event,
 3
       out s: int <0:1>,
       out r: event)
 4
 5
 6
       states: E0, E1;
 7
       trans:
 8
         E0 \rightarrow E1 on h with s := 1
 9
         E1 \rightarrow E0 on h with r, s := 0;
10
       \mid -> E0 \text{ with } s := 0;
11
12
13
    input H: event = periodic(10,10,100)
14
    \mathbf{output} \ \mathrm{S0} \,, \ \mathrm{S1} \,, \ \mathrm{S2} \colon \ \mathrm{int} < 0.1 >
15
    output R2: event
16
17
18
    shared R0, R1: event
19
    fsm C0 = cntmod2(H, S0, R0)
20
21
    fsm C1 = cntmod2(R0, S1, R1)
22
    fsm C2 = cntmod2(R1, S2, R2)
```




Figure 2.4: A graphical representation of program described in Listing 2.2




Figure 2.5: Simulation results for the program in Listing 2.2

#### 2.2.5 Functions

Conditions and actions associated to FSM transitions can use globally defined functions. An example is given in listing 2.3<sup>8</sup>. The FSM described here computes an approximation of its input u using Heron's classical algorithm. Successive approximations are computed in state Iter and the end of computation is detected when the square of the current approximation x differs from the argument (a) from less than a given threshold eps. For this, the model uses the global function f\_abs defined at the beginning of the program. This function computes the absolute value of its argument and is used twice in the definition of the FSM model heron, for defining the condition associated to the two transitions going out of state Iter.

▶ The general form for a function definition is

$$\boxed{ \textbf{function} \ \mathrm{name} \ (<\!\mathrm{arg}\_1>:<\!\mathrm{type}\_1>, ..., <\!\mathrm{arg}\_n>:<\!\mathrm{type}\_n>): <\!\mathrm{type}\_r> \ \{ \ \textbf{return} <\!\mathrm{expr}> \ \} }$$

where

- $\bullet$  <arg\_i> (resp. <type\_i>) is the name (resp. type) of the  $i^{th}$  argument,
- <type\_r> is the type of value returned by the function,
- <expr> is the expression defining the function value.
- ▶ Functions can only return one result and cannot use local variables. There are therefore more like so-called *macros* in the C language than full-fledged functions and are typically used to improve readability of the programs.

<sup>&</sup>lt;sup>8</sup>This example can be found in directory examples/heron/v2 in the distribution.

Listing 2.3: An RFSM program using a global function definition

```
function f_{abs}(x: float) : float { return <math>x < 0.0 ? -.x : x }
1
2
    fsm model Heron<eps: float>(
3
      in h: event,
4
 5
      in start: bool,
6
      in u: float,
7
      out rdy: bool,
 8
      out niter: int,
9
      out r: float)
10
      states: Idle, Iter;
11
12
      vars: a: float, x: float, n: int;
13
      trans:
       | Idle \rightarrow Iter on h when start=1 with a:=u, x:=u, rdy:=0, n:=0
14
        Iter \rightarrow Iter on h when f_abs(x*.x-.a)>=eps with x:=(x+.a/.x)/.2.,
15
16
                                                                    n := n+1
       | \ \ \text{Iter} \ -\!\!\!> \ \ \text{Idle} \ \ \mathbf{on} \ \ h \ \ \mathbf{when} \ \ f\_abs(x*.x-.a) < eps \ \ \mathbf{with} \ \ r:=x, \ \ niter:=n, \ \ rdy:=1;
17
18
      itrans:
19
      | \rightarrow Idle with rdy:=1;
    }
20
21
22
    input H : event = periodic (10, 10, 200)
23
    input U : float = value_changes (5:2.0)
    input Start : bool = value_changes (0:0, 25:1, 35:0)
24
25
    output Rdy : bool
26
    output R: float
27
    output niter : int
28
29
   | fsm heron = Heron < 0.00000001 > (H, Start, U, Rdy, niter, R)
```

#### 2.2.6 Constants

Global constants can be defined using the following syntax:

```
{\rm constant\ name}: <\!\!{\bf type}\!\!> = <\!\!{\rm value}\!\!>
```

where

- <type> is the type of the defined constant (currently limited to int, float and arrays of ints or floats,
- <value> is the value of the constant (which must be an int or float literal or an array of such literals).

Global constants, just like global functions, have a global scope and hence can be used in any FSM model or instance.

#### 2.2.7 Semantic issues

This presentation of the language has deliberately focused on syntax. Formalizing the semantics of programs made of reactive finite state machines – and in particular when several of these machines are interacting – is actually far from trivial and will not be carried out here.

Instead, this section will describe some "practical" problems that may arise when simulating such systems and how the language currently addresses them, without delving too much into the underlying semantics issues<sup>9</sup>.

#### **Priorities**

The FSM models involved in programs should normally be *deterministic*. In other words, a situation where several transitions are enabled at the same instant should normally never arise. But this condition may actually be difficult to enforce, especially for models reacting to several input events. Consider for example, the model described in Listing 2.4. This model describes a (simplified) stopwatch. It starts counting seconds (materialized by event sec) as soon as event startstop occurs and stops as soon as it occurs again.

The problem is that if both events occur simultaneously then both the transitions at line 10 and 11 are enabled. In fact, here's the error message produced by the compiler when trying to simulate the above program:

Error when simulating FSM c: non deterministic transitions found at t=70:

- Running--h|ctr:=ctr+1; aff:=ctr->Running[0]
- Running--startstop->Stopped[0]

Of course, this could be avoided by modifying the stimuli attached to input StartStop so that the corresponding events are never emitted at time  $t = n \times 10$ . But this is, in a sence, cheating, since this event is supposed to modelize user interaction which occur, by essence, at impredictible dates.

The above problem can be solved by assigning a *priority* to transitions. In the current implementation, this is achieved by tagging some transitions as "high priority" transitions<sup>10</sup>. When several transitions are enabled, if one is tagged as "high priority" than it is automatically selected<sup>11</sup>.

<sup>&</sup>lt;sup>9</sup>This is not that these issues do not deserve a formal treatment. Of course, they do! But we think we this document is not the right place to do it.

 $<sup>^{10}</sup>$ Future versions may evolve towards a more sophisticated mechanism allowing numeric priorities.

<sup>&</sup>lt;sup>11</sup>If none (resp. several) is (resp. are) tagged, the conflict remains, of course.

Listing 2.4: A program showing a potentially non-deterministic model

```
1
   fsm model chrono (
2
        in sec: event,
3
        in startstop: event,
4
        out aff: int)
5
6
     states: Stopped, Running;
7
     vars: ctr: int;
8
     trans:
9
       Stopped -> Running on startstop with ctr:=0; aff:=0
       Running -> Running on sec with ctr:=ctr+1; aff:=ctr
10
11
       Running -> Stopped on startstop;
12
     itrans:
     |-> Stopped;
13
14
15
   input StartStop: event = sporadic(25,70)
16
17
   input H: event = periodic(10,10,110)
   output Aff: int
18
19
20
   fsm c = chrono(H, StartStop, Aff)
```

Syntaxically, tagging a transition is simply achieved by replacing the leading "|" by a "!". In the case of the example above, the modified program is given in Listing 2.5. Tagging the last transition is here equivalent to give to the startstop precedence against the h event when the model is in state Running.

#### Sequential vs. synchronous actions

An important question is whether, when a transition specifying *several actions* to be performed is taken, the corresponding actions are performed sequentially or not.

Consider for example, the following transition, in which  ${\tt x}$  and  ${\tt y}$  are internal variables of the enclosing FSM :

$$S0 -> S1$$
 on H with x:=x+1, y:=x\*2

Suppose that the value of variable x is 1 just before event H occurs. What will the value of variables x and y after this transition?

- $\blacktriangleright$  With a **sequential interpretation**, actions are performed sequentially, one after the other, in the order they are specified. With this interpretation, order of execution matters. In the example above, it will assign the value 2 to x and 4 to y.
- $\blacktriangleright$  With a synchronous interpretation, actions are performed in parallel, the value of each variable occurring in right-hand-side expressions being the one *before* the transition. With this interpretation, order of executions does *not* matter. In the example above, it will assign the value 2 to x and 2 to y.

A sequential interpretation naturally fits a software execution model, in which FSM variables are implemented as program variables and actions as immediate modifications of these variables, whereas

Listing 2.5: A rewriting of the model defined in Listing 2.4

```
fsm model chrono (...)
 1
 2
 3
          . . .
 4
         trans:
 5
             | \  \, Running \, -\!\!\!> \, Running \, \, \textbf{on} \, \, \sec \, \, \textbf{with} \, \, \texttt{ctr} := \texttt{ctr} + 1; \, \, \texttt{aff} := \texttt{ctr}
 6
 7
             ! Running -> Stopped on startstop
 8
         itrans: -> Stopped;
 9
         }
10
```

a synchronous interpretation reflects hardware execution models, in which FSM variables are typically implemented as registers which are updated in parallel at each clock cycle.

By default, the rfsmc compiler relies on a sequential interpretation, both for simulation and code production<sup>12</sup>. But, in certain cases, and in particular when specifying models to be synthetized on hardware, a synchronous interpretation is more natural and/or can lead to more efficient implementations. Switching to a synchronous interpretation is possible by invoking the rfsmc compiler with the -synchronous\_actions option<sup>13</sup>.

<sup>&</sup>lt;sup>12</sup>For the C and SystemC backends, this means that FSM variables are implemented as local variables of the function implementing the FSM model. For the VHDL backend, these variables are implemented as variables withing the process implementing the FSM.

<sup>&</sup>lt;sup>13</sup>For the VHDL backend, in particular, the -synchronous\_actions option forces the FSM variables to be implemented as signals.

# Chapter 3

# Using the RFSM compiler

The RFSM compiler can be used to

- produce graphical representations of FSM models and programs (using the .dot format),
- simulate programs, generating execution traces (.vcd format),
- generate C, SystemC or VHDL code from FSM models and programs.

This chapter describes how to invoke compiler on the command-line. On Unix systems, this is done from a terminal running a shell interpreter. On Windows, from an MSYS or Cygwin terminal.

The compiler is invoked with a command like:

There must be at least one source file. If several are given, all happens as if a single one, obtained by concatening all of them, in the given order, was used.

The complete set of options is described in App. 3.6.

The set of generated files depends on the selected target. The output file rfsm.output contains the list of the generated file.

## 3.1 Generating graphical representations

The previous command generates a graphical representation of each FSM model contained in the given source file(s). If the source file(s) contain(s) FSM instances, involving global IOs and shared objects, it also generates a graphical representation of the the corresponding system.

The graphical representations use the .dot format and can be viewed with the Graphviz suite of  $tools^1$ .

The representation for the FSM model m is generated in file m.dot. When generated, the representation for the system is written in file main.dot by default. The name of this file can be changed with the -main option.

By default, the generated .dot files are written in the current directory. This can be changed with the -target\_dir option.

<sup>&</sup>lt;sup>1</sup>Available freely from http://www.graphviz.org.

## 3.2 Running the simulator

```
rfsmc [-options] -sim source_files
```

The previous command runs simulator on the program described in the given source files, writing an execution trace in VCD (Value Change Dump) format.

The generated .vcd file can be viewed using a VCD visualizing application such as gtkwave<sup>2</sup>.

By default, the VCD file is named main.vcd. This name can be changed using the -main option.

By default, the VCD file is written in the current directory. This can be changed with the -target\_dir option.

## 3.3 Generating C code

For each FSM model m contained in the listed source file(s), the previous command generates a file m.c containing a C-based implementation of the corresponding behavior.

By default, the generated code is written in the current directory. This can be changed with the -target\_dir option.

## 3.4 Generating SystemC code

If the source file(s) only contain(s) FSM *models*, then, for each listed FSM model m, the previous command generates a pair of files m.h and m.cpp containing the interface and implementation of the SystemC module implementing this model.

If the source file(s) contain(s) FSM instances, involving global IOs and shared objects, it generates

- for each FSM instance m, a pair of files m.h and m.cpp containing the interface and implementation of the SystemC module implementing this instance,
- for each global input i, a pair of files inp\_i.h and inp\_i.cpp containing the interface and implementation of the SystemC module describing this input (generating the associated stimuli, in particular),
- a file main.cpp containing the description of the testbench for simulating the program.

The name of the file containing the testbench can be changed with the main option.

By default, the generated code is written in the current directory. This can be changed with the -target\_dir option.

Simulation itself is performed by compiling the generated code and running the executable, using the standard SystemC toolchain. In order to simplify this, the RFSM compiler also generates a customized *Makefile* so that compiling and running the code generated by the SystemC backend can be performed by simply invoking make. For this, the compiler simply needs to know where to find the predefined template from which this *Makefile* is built. This is achieved by using the <code>-lib</code> option when invoking the compiler. For example, provided that RFSM has been installed in directory <code>/usr/local/rfsm</code>, the following command

<sup>&</sup>lt;sup>2</sup>gtkwave.sourceforge.net

```
rsfmc -systemc -lib /usr/local/rfsm/lib -target_dir ./systemc source_file(s)
```

will write in directory ./systemc the generated source files and the corresponding Makefile. Compiling these files and running the resulting application is then simply achieved by typing

cd ./systemc
make

Note. The generated *Makefile* uses platform-specific definitions which have been written in a file named platform located in RSFM library directory (/usr/local/rfsm/lib/etc/plaform in the example above). This file is generated by the installation process from the values given to the configure script. Depending on your local SystemC installation, some definitions given in the platform file may have to be adusted.

## 3.5 Generating VHDL code

If the source file(s) only contain(s) FSM models, then, for each listed FSM model m, the previous command generates file m.vhd containing the entity and architecture describing this model.

If the source file(s) contain(s) FSM instances, involving global IOs and shared objects, it generates

- for each FSM instance m, a file m.vhd containing an entity and architecture description for this
  instance,
- a file main\_top.vhd containing the description of the top level model of the system,
- a file main\_tb.vhdcontaining the description of the testbench for simulating the system.

The name of the files containing the *top level* description *testbench* can be changed with the main option.

By default, the generated code is written in the current directory. This can be changed with the <code>-target\_dir</code> option.

The produced files can then compiled, simulated and synthetized using a standard VHDL toolchain<sup>3</sup>.

As for the SystemC backend, the RFSM compiler simplifies the compilation and simulation of the generated code by also generating a dedicated *Makefile*. For example, and, again, provided that RFSM has been installed in directory /usr/local/rfsm, the following command

```
\verb|rsfmc -vhdl -lib /usr/local/rfsm/lib -target_dir ./vhdl | source\_file(s)|\\
```

will write in directory ./vhdl the generated source files and the corresponding Makefile. Compiling these files and running the resulting application is then simply achieved by typing

cd ./vhdl

<sup>&</sup>lt;sup>3</sup>We use GHDL for simulation and Altera/Quartus for synthesis.

## 3.6 Using rfsmmake

The current distribution provides a script named rfsmmake aiming at easing the use of the RSFM compiler in a command line environment. With this tool, the only thing required is to write a small project description (.pro file<sup>4</sup>). Invoking rfsmmake will then automatically build a top-level Makefile which can be used to invoke the compiler, generate code and exploit the generated products.

Suppose, for instance, that the application is made of two source files, foo.fsm, containing the FSM model(s), and main.fsm, containing the global declarations and FSM instanciations (the so-called testbench). Writing the following lines in file main.pro

```
SRCS=foo.fsm main.fsm
DOT_OPTS= ...
SIM_OPTS= ...
SYSTEMC_OPTS= ...
VHDL_OPTS= ...
```

and invoking

rfsmmake main.pro

will generate a file Makefile in the current directory. Then, simply typing<sup>5</sup>

- make dot will generate the .dot and lauch the corresponding viewer,
- make sim.run to run the simulation using the interpreter (make sim.show to display results),
- make ctask.code will invoke the C backend C and generate the corresponding code,
- make systemc.code will invoke the SystemC backend and generate the corresponding code,
- make systemc.run will invoke the SystemC backend, generate the corresponding code, compile it and run the corresponding simulation,
- make vhdl.code will invoke the VHDL backend and generate the corresponding code,
- make vhdl.run will invoke the VHDL backend, generate the corresponding code, compile it and run the corresponding simulation,
- make sim.show (resp make systemc.show and make vhdl.show) will display the simulation traces generated by the interpreter (resp. SystemC and VHDL simulation).

<sup>&</sup>lt;sup>4</sup>The .pro file is also used by the GUI described in chapter ??.

<sup>&</sup>lt;sup>5</sup>Please refer to the generated *Makefile* for a complete list of targets.

# Appendix A - Formal syntax of RFSM programs

This appendix gives a BNF definition of the concrete syntax RFSM programs.

The meta-syntax is conventional. Keywords are written in **boldface**. Non-terminals are enclosed in angle brackets (<...>). Vertical bars (|) indicate alternatives. Constructs enclosed in non-bold brackets ([...]) are optional. The notation  $E^*$  (resp  $E^+$ ) means zero (resp one) or more repetitions of E, separated by spaces. The notation  $E^*_x$  (resp  $E^+_x$ ) means zero (resp one) or more repetitions of E, separated by symbol x. Terminals lid and uid respectively designate identifiers starting with a lowercase and uppercase letter.

```
\langle program \rangle ::= \langle decl \rangle^*
                 \langle decl \rangle ::= \langle type\_decl \rangle
                                              \langle \mathrm{cst\_decl} \rangle
                                             \langle \text{fn\_decl} \rangle
\langle \text{fsm\_model} \rangle
\langle \text{fsm\_inst} \rangle
\langle \text{global} \rangle
    \langle \text{type\_decl} \rangle ::= \text{type lid} = \langle \text{type\_expr} \rangle
                                             \mathbf{type} \ \mathrm{lid} = \mathbf{enum} \ \{ \ \mathrm{uid}^* \ \}
                                             type lid = record { \langle record\_field \rangle_{,}^{+} }
\langle \text{record\_field} \rangle ::= \text{lid} : \langle \text{type\_expr} \rangle
                                             constant lid : \langle fres \rangle = \langle const \rangle
        \langle \text{cst\_decl} \rangle
                                 ::=
                                             function lid (\langle farg \rangle_{,}^{*}) : \langle fres \rangle { return \langle fbody \rangle }
                 \langle farg \rangle
                                             lid : \langle type\_expr \rangle
                                  ::=
                  \langle \text{fres} \rangle
                                 ::=
                                             (type_expr)
             \langle fbody \rangle ::=
                                             \langle \exp r \rangle
                                           fsm model \langle id \rangle [\langle params \rangle] ( \langle io \rangle, ) {
 \langle fsm\_model \rangle ::=
                                              states : uid*;;
                                              [\langle vars \rangle]
                                              trans : \langle \text{transition} \rangle^*;
                                              itrans : (itransition) ;
          \langle params \rangle ::= \langle \langle param \rangle_{,}^* \rangle
            \langle param \rangle ::= lid : \langle type\_expr \rangle
                      \langle \mathrm{io} \rangle \ ::= \ \mathbf{in} \ \langle \mathrm{io\_desc} \rangle
                                             out (io_desc)
inout (io_desc)
         \langle \mathrm{io\_desc} \rangle \ ::= \ \mathrm{lid} : \langle \mathrm{type\_expr} \rangle
                 \langle vars \rangle ::= vars : \langle var \rangle_{\cdot}^{*};
                   \langle var \rangle ::= lid_{\cdot}^{+} : \langle type\_expr \rangle
                                            \langle trans\_mark \rangle uid -> uid on lid [\langle guard \rangle] [\langle actions \rangle]
     \langle transition \rangle ::=
\langle trans_mark \rangle ::=
```

```
\langle itransition \rangle ::= | -> uid [\langle actions \rangle]
                                                         when \langle \exp r \rangle_{\cdot}^{+}
                          \langle guard \rangle ::=
                        (actions)
                                                         with \langle action \rangle^+
                                           ::=
                          \langle action \rangle ::=
                                                       \operatorname{lid}
                                                          \langle lhs \rangle := \langle expr \rangle
                                 \langle lhs \rangle ::= lid
                                                         lid [ \langle \exp r \rangle ]
                                                         lid [\langle \exp r \rangle : \langle \exp r \rangle]
                          \begin{array}{lll} \langle \mathrm{global} \rangle & ::= & \mathbf{input} \ \langle \mathrm{id} \rangle : \ \langle \mathrm{type\_expr} \rangle = \langle \mathrm{stimuli} \rangle \\ & | & \mathbf{output} \ \langle \mathrm{id} \rangle_+^+ : \ \langle \mathrm{type\_expr} \rangle \\ & | & \mathbf{shared} \ \langle \mathrm{id} \rangle_+^+ : \ \langle \mathrm{type\_expr} \rangle \end{array}
                                              ::= periodic ( int , int , int )
                        (stimuli)
                                                         sporadic (int*)
                                                          value_changes ( \( \text{value_change} \) \( \text{*} \)
          \langle value\_change \rangle ::= int : \langle const \rangle
                    \langle \mathrm{fsm\_inst} \rangle ::= \mathbf{fsm} \langle \mathrm{id} \rangle = \langle \mathrm{id} \rangle [\langle \mathrm{inst\_param\_value} \rangle^+_{,} \rangle] (\langle \mathrm{id} \rangle^*_{,})
(inst_param_value) ::=
                                                         \langle constant \rangle
                                                          [\langle constant \rangle_{\cdot}^{+}]
                \langle type\_expr \rangle ::= event
                                                         int (int_annot)
                                                         float
                                                         char
                                                         bool
                                                          ⟨type_expr⟩ array [ ⟨array_size⟩ ]
                 \langle \text{int\_annot} \rangle ::= \epsilon
                                                          < < type_index_expr> >
                                                          < \(\text{type_index_expr}\) : \(\text{type_index_expr}\) >
                \langle array\_size \rangle ::= \langle type\_index\_expr \rangle
  \langle \text{type\_index\_expr} \rangle ::= \langle \text{int\_const} \rangle
                                                         lid
                                                          ( \langle {\rm type\_index\_expr} \rangle )
                                                          \langle \text{type\_index\_expr} \rangle + \langle \text{type\_index\_expr} \rangle
```

```
\langle \text{type\_index\_expr} \rangle - \langle \text{type\_index\_expr} \rangle
                                                  \langle \text{type\_index\_expr} \rangle * \langle \text{type\_index\_expr} \rangle
                                                  (type_index_expr) / (type_index_expr)
                                                  \(\text{type_index_expr}\) \(\text{\type_index_expr}\)
                  \langle \exp r \rangle ::=
                                                  \langle \text{simple}\_\text{expr} \rangle
                                                  \langle \exp r \rangle >> \langle \exp r \rangle
                                                  \langle \exp r \rangle \ll \langle \exp r \rangle
                                                  ⟨expr⟩ & ⟨expr⟩
                                                  \langle \exp r \rangle \mid \mid \langle \exp r \rangle
                                                   \langle \exp r \rangle ^{\circ} \langle \exp r \rangle
                                                   \langle \exp r \rangle + \langle \exp r \rangle
                                                   \langle \exp r \rangle - \langle \exp r \rangle
                                                  \langle \exp r \rangle * \langle \exp r \rangle
                                                  \langle \exp r \rangle / \langle \exp r \rangle
                                                  ⟨expr⟩ % ⟨expr⟩
                                                  \langle \exp r \rangle + . \langle \exp r \rangle
                                                  \langle \exp r \rangle -. \langle \exp r \rangle
                                                  \langle \exp r \rangle *. \langle \exp r \rangle
                                                  \langle \mathrm{expr} \rangle /. \langle \mathrm{expr} \rangle
                                                  \langle \exp r \rangle = \langle \exp r \rangle
                                                  \langle \exp r \rangle ! = \langle \exp r \rangle
                                                  \langle \exp r \rangle > \langle \exp r \rangle
                                                  \langle \exp r \rangle < \langle \exp r \rangle
                                                  \langle \exp r \rangle >= \langle \exp r \rangle
                                                  \langle \exp r \rangle \ll \langle \exp r \rangle
                                                  (subtractive) (expr)
                                                  lid (\langle \exp r \rangle_{\bullet}^{*})
                                                 lid [\langle \exp r \rangle]
                                                  lid . lid
                                                  lid [\langle \exp r \rangle : \langle \exp r \rangle]
                                                  \langle \exp r \rangle ? \langle \exp r \rangle : \langle \exp r \rangle
                                                  \langle \exp r \rangle :: \langle \text{type expr} \rangle
\langle \text{simple\_expr} \rangle ::= \text{lid}
                                                  \langle constant \rangle
                                                  uid
                                                  ( \langle \exp r \rangle )
        \langle constant \rangle
                                                 int
                                     ::=
                                                  float
                                                  char
  (subtractive)
                \langle const \rangle ::= \langle scalar\_const \rangle
                                                  \langle array\_const \rangle
                                                  \langle \text{record\_const} \rangle
```

```
 \langle \operatorname{array\_const} \rangle \ ::= \ [ \langle \operatorname{const} \rangle_{+}^{+} ] 
 \langle \operatorname{record\_const} \rangle \ ::= \ \{ \langle \operatorname{record\_field\_const} \rangle_{+}^{+} \} 
 \langle \operatorname{record\_field\_const} \rangle \ ::= \ \operatorname{lid} = \langle \operatorname{scalar\_const} \rangle 
 \langle \operatorname{scalar\_const} \rangle \ ::= \ \langle \operatorname{int\_const} \rangle 
 | \langle \operatorname{char\_const} \rangle 
 | \operatorname{uid} \rangle 
 \langle \operatorname{int\_const} \rangle \ ::= \ \operatorname{int} 
 | - \operatorname{int} \rangle 
 \langle \operatorname{float\_const} \rangle \ ::= \ \operatorname{float} 
 | - \operatorname{float} \rangle 
 \langle \operatorname{char\_const} \rangle \ ::= \ \operatorname{char} 
 \langle \operatorname{id} \rangle \ ::= \ \operatorname{lid} 
 | \operatorname{uid} \rangle
```

# Appendix B - Compiler options

Compiler usage: rfsmc [options...] files set location of the support library (default: /usr/local/rfsm/lib) -main set prefix for the generated main files -dump static dump static representation of model(s)/program to stdout -target dir set target directory (default: .) generate .dot representation of model(s)/program -dot generate CTask code -ctask -systemc generate SystemC code -vhdl generate VHDL code run simulation (generating .vcd file) -sim print version of the compiler and quit -version Remove captions in .dot representation(s) -dot no captions  $-dot_actions_nl$ write actions with with a separating newline -traceset trace level for simulation (default: 0) -synchronous\_actions interpret actions synchronously set time unit for the SystemC test-bench (default: SC NS)  $-sc\_time\_unit$ set trace mode for SystemC backend (default: false) -sc trace set stop time for the SystemC and VHDL test-bench (default: 100) -stop\_time -sc double float implement float type as C++ double instead of float (default: false) -vhdl trace set trace mode for VHDL backend (default: false)  $-vhdl\_time\_unit$ set time unit for the VHDL test-bench  $-vhdl\_ev\_duration$ set duration of event signals (default: 1 ns) -vhdl rst duration set duration of reset signals (default: 1 ns) -vhdl numeric std translate integers as numeric std [un]signed (default: false)  $-vhdl\_bool\_as\_bool$ translate all booleans as boolean (default: false) make GHDL generate trace files in .ghw format instead of .vcd -vhdl\_dump\_ghw -old\_syntax use old (pre-1.5) syntax

convert old syntax to new syntax

-transl syntax

# Appendix C1 - Example of generated C code

This is the code generated from program given in Listing 2.1

```
task g(
  in event h;
 in int e;
 \quad \textbf{out int} \ \ s \ ;
  )
  int k;
  enum \{E0, E1\} state = E0;
  while (1) {
    switch ( state ) {
     case E1:
       \mathbf{wait}_{\mathbf{ev}}(h);
       if ( k<4 ) {
         k=k+1;
       else if (k==4) {
         s=0;
          state = E0;
       break;
     case E0:
       \mathbf{wait}_{\mathbf{ev}}(h);
       if ( e==1 ) {
         k=1;
         s=1;
          state = E1;
       break;
 }
};
```

# Appendix C1 - Example of generated SystemC code

This is the code generated from program given in Listing 2.1

Listing 3.1: File g4.h

```
#include "systemc.h"
SC_MODULE(G)
  // Types
  typedef enum { E0, E1 } t_state;
  // IOs
  sc_in<bool>h;
  sc_in < sc_uint < 1 > e;
  sc\_out < sc\_uint < 1 > > s;
  // Constants
  static const int n = 4;
  // Local variables
  t_state state;
  sc\_uint < 3 > k;
  void react();
  SC\_CTOR(G) {
    SC\_THREAD(react);
};
```

Listing 3.2: File g.cpp

```
#include "g.h"
#include "rfsm.h"

void G::react()
{
    state = E0;
    s.write(0);
    while (1) {
        switch (state) {
        case E1:
            wait(h.posedge_event());
    }
}
```

```
if ( k<4 ) {
        k=k+1;
        }
      else if (k==4) {
        s.write(0);
        state = E0;
      wait(SC_ZERO_TIME);
      break;
    case E0:
      wait(h.posedge_event());
      if (e.read()==1) {
        k=1;
        s.write(1);
        state = E1;
      wait (SC_ZERO_TIME);
      break;
 }
};
```

### Listing 3.3: File inp\_H.h

Listing 3.4: File inp\_H.cpp

```
#include "inp_H.h"
#include "rfsm.h"

typedef struct { int period; int t1; int t2; } _periodic_t;

static _periodic_t _clk = { 10, 0, 80 };

void Inp_H::gen()
{
   int _t=0;
    wait(_clk.t1, SC_NS);
   notify_ev(H,"H");
   _t = _clk.t1;
   while ( _t <= _clk.t2 ) {</pre>
```

```
wait(_clk.period , SC_NS);
notify_ev(H,"H");
_t += _clk.period;
}
};
```

### Listing 3.5: File inp\_E.h

```
#include "systemc.h"

SC_MODULE(Inp_E)
{
    // Output
    sc_out<sc_uint<1>> E;

    void gen();

    SC_CTOR(Inp_E) {
        SC_THREAD(gen);
        }
};
```

#### Listing 3.6: File inp\_E.cpp

```
#include "inp_E.h"
#include "rfsm.h"

typedef struct { int date; int val; } _vc_t;
static _vc_t _vcs[3] = { {0,0}, {25,1}, {35,0} };

void Inp_E::gen()
{
   int _i=0, _t=0;
   while ( _i < 3 ) {
      wait(_vcs[_i].date-_t, SC_NS);
      E = _vcs[_i].val;
      _t = _vcs[_i].date;
      _i++;
   }
};</pre>
```

#### Listing 3.7: File tb.cpp

```
#include "systemc.h"
#include "rfsm.h"
#include "inp_E.h"
#include "inp_H.h"
#include "g.h"

int sc_main(int argc, char *argv[])
{
    sc_signal < sc_uint < 1 > > E;
    sc_signal < bool > H;
    sc_signal < sc_uint < 1 > > S;
```

```
sc_trace_file *trace_file;
trace_file = sc_create_vcd_trace_file ("tb");
sc_trace(trace_file, E, "E");
sc_trace(trace_file, H, "H");
sc_trace(trace_file, S, "S");

Inp_E Inp_E("Inp_E");
Inp_E(E);
Inp_H Inp_H("Inp_H");
Inp_H(H);

G g("g");
g(H,E,S);
sc_start(100, SC_NS);
sc_close_vcd_trace_file (trace_file);
return EXIT_SUCCESS;
}
```

# Appendix C3 - Example of generated VHDL code

This is the code generated from program given in Listing 2.1

Listing 3.8: File g.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library rfsm;
use rfsm.core.all;
entity g is
  \mathbf{port} (
         h: in std_logic;
         e: in std logic;
         s: out std_logic;
         rst: in std logic
end g;
architecture RTL of {\bf g} is
  \mathbf{type} \ \mathbf{t\_state} \ \mathbf{is} \ (\ \mathbf{E0}\,,\ \mathbf{E1}\ )\,;
  signal state: t_state;
  signal k: unsigned (2 downto 0);
begin
  process(rst, h)
  begin
     if ( rst='1') then
       state <= E0;
       s <= '0';
     elsif rising_edge(h) then
       case state is
       when E1 \Rightarrow
         if (k < to_unsigned(4,3)) then
            k \le k+to\_unsigned(1,3);
         elsif ( k = to\_unsigned(4,3) ) then
            s <= '0';
            state \leq E0;
         end if;
       when E0 \Rightarrow
         if (e = '1') then
```

```
k <= to_unsigned(1,3);
s <= '1';
state <= E1;
end if;
end case;
end if;
end process;
end RTL;</pre>
```

Listing 3.9: File tb.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library rfsm;
{f use}\ {f rfsm.core.all}\,;
entity to is
end tb;
architecture Bench of tb is
component g
  port (
          h: in std_logic;
e: in std_logic;
          s: out std_logic;
          rst: in std_logic
          );
end component;
signal E: std_logic;
signal H: std_logic;
signal S: std_logic;
signal rst: std_logic;
begin
  inp_E: process
     type t_vc is record date: time; val: std_logic; end record;
     \label{type tvcs is array ( 0 to 2 ) of tvc;} \\ \mathbf{type} \ \ \mathbf{t}\_\mathbf{vcs} \ \ \mathbf{is} \ \ \mathbf{array} \ \ ( \ \ 0 \ \ \mathbf{to} \ \ 2 \ ) \ \ \mathbf{of} \ \ \mathbf{t}\_\mathbf{vc};
     constant vcs : t_vcs := ((0 \text{ ns}, '0'), (25 \text{ ns}, '1'), (35 \text{ ns}, '0'));
     \mathbf{variable} \ i \ : \ \mathtt{natural} \ := \ 0;
     variable t : time := 0 ns;
        for i in 0 to 2 loop
          wait for vcs(i).date-t;
          E <= vcs(i).val;
          t := vcs(i).date;
        end loop;
        wait;
  end process;
  inp_H: process
     type t_periodic is record period: time; t1: time; t2: time; end record;
```

```
\mathbf{constant} \ \ \mathsf{periodic} \ : \ \ \mathsf{t\_periodic} \ := \ ( \ 9 \ \mathsf{ns} \,, \ 0 \ \mathsf{ns} \,, \ 80 \ \mathsf{ns} \,) \,;
      variable t : time := 0 ns;
      begin
         H \le '0';
         wait for periodic.t1;
         notify_ev(H,1 ns);
         \mathbf{while} \hspace{0.1cm} (\hspace{0.1cm} \mathbf{t} \hspace{0.1cm} < \hspace{0.1cm} \mathtt{periodic.t2} \hspace{0.1cm}) \hspace{0.1cm} \mathbf{loop}
            wait for periodic.period;
            notify_ev(H,1 ns);
            t := t + periodic.period;
         end loop;
         wait;
  end process;
  U0: G port map(H,E,S,rst);
   process
   begin
     rst <= '1';
      wait for 1 ns;
     rst \ll 0;
      wait for 100 ns;
      wait;
  end process;
end Bench;
```