Floating Point Representation

Sign	Exponent	Significand Manifesa
1 617	etid B	23 bits

Exponent	Significand	Object
0	0	0
0	nonzero	Denorm
1-254	any	+1- floating pr #
255	0,	+1- 8
255	NON 2010	NaN

Denoini: Value = (-1) sign x 2 bios+1 x (0. significand)

- Allows smallest value a= 2-149

RISC-V

Instructions: [operation] [destination], [source]], [source]

- RISC-V is little Endian - lowest byte on right w/ lowest address

- Program Counter: Internal Register holding byte address of next instruction

-Pseudo-instructions: shorthand syntax for common assembly idioms (mu, li, nop)

tunction Calls

Sups

1. Put arguments in registers for function (a0-a7)

2. Transfur control to function (jal)

3. Acquire local Storage resources (prologue)

4. Per form desired table of function

5. Put return value mto register and release local storage

6 Return control to point of origin (ret)

Prologue: addi spispi-8

31 , 9(50) GD .

SN 80,0(sp)

Epilogue: IN so, O(sp)

s1 (92) lw

add: 39,59,8

Jr . Ca

Calling Convention

In function (called), at prologue, epilogra 92 S registers (50-511)

Before calling function (caller), save:

+ registres (+0-+6)

a registers (a0-a7)

Instruction Formats

R: register register anthometic


I: immediate anth metro, loads

8: Stores

B: Branches

U: Upper Immediate

J: Jumps




Compiler, Assembler, Linker, Loader (CALL) - Interpret a high land language when efficiency not contral to exec other programs - Translate to lower land language to marriage performance, hide source Compiler High level language - Assembly Language (C→RISC-V) C program: foo. c -Translates language Compiler Assembler (RISC-V > file.0) Assembly language > object files - Replace | sendo-instructions Assembly program: 600.5 - Two passes to determine offset between jumps - Pends and uses directures (.text, .data, .shing, .glob) Assembler - Fraduces relocation tables (to fill in lover when you link, in other ties) and symbol tables (list of items in this file that may be used/rebrenced) Linker Object Code: 600.0 (Fle. 0 > a. out) object files > executable code - Fulfills missing labels in relocation symbol tables Linker Ja [1.b.o] - Combines object files into binary executable Executable: a out hacher Lagge executable fle > program run - feads header and creates memory space, set up for execution [Combinational Logic -)D-=>> = | b-lit-c OB XOR QUA NOT 1: Inputs different 1: both inputs 1 1; at least one input 1 flips input pick among inputs 0: otherwise o: otherwise 0: otherwise Simput selects one of 25 Boolean Algebra dishbutur X+1/2 = (X+Y)(X+Z) +: OR (x+y)x=xuniting thoram XY+X= X JUA: + DeMorgan's Law [V-V] = X.V VIII = V44

Canonical Forms: sum of products - y=-abe + abe + abe + abe

Can find simplified using truth table

Finik State Machines: number of stakes, transitions

-State denoted as start state, one arrow for input
- X/Y where input X, then output Y follows arrow



Sychronous Digital Systems

Registers: controlled by clock, storage object

Value updated at "nising edge of the clock" otherwise constant

- Setup time: time before vising edge where input must be Stable

- Hold time: the after nong edge where most be stable

- Clock-to-Q Delay: times it takes for register's input to become its output after nsing edge

Cotical Path: longest delay between State elements

tox = tox-to-g + troops + tretup

Clongest logical path

Hold the requirement: tex-to-2 + they shortest > + hold

Datapath


Processor (CPU): implemented directly in hardware (ISA)

- Datapath contains hardware to perform operations

-Control: part of processor telling datapath what needs to be done

5 Stages of Data path

- 1. Instruction Fetch (IF) 2. Instruction Decode (ID)
- 3. Execute ALU (EX)
- 4. Memory Access (MEM)
- 5. Write Back to Register (NB)



Critical Porth for Single cycle = toleto-q + timen + then + then

Pipelining: Add registers between stages to speed up

Latercy: time for I instruction to finish

Throughput: # instructions processed per unit of time

-Pipeling increases throughput but diso lateray

Pipelinny Hazards

- 1. Structural HazardS
 - -more than one instruction needs to use resource caused by: register file ID, WB, Manony IMEM, DMEM solved by: hardware.
- 2. Data Hazards
 - data dependencies be truen instructions
 coused by: instruction reads register before prev finished unting
 solved by: 1. For warding: result of EX, MEM sunt to EX for rext
 2. Stalls (12) nop to stall

3

3. Control Hozards

- Jump and branch and unsure of next per

cauced by: Jump and branch historian

solved by: I. Branch prediction product where to go from prev

solved by: I. Branch prediction if not taken

Double Pumping: allows uning and reading from reg file in one stage