




4.2 Megapixel machine vision CMOS image sensor



Datasheet



Change record

Issue	Date	Modification			
1	06/05/2009	Origination			
1.1	12/11/2009	Corrected register address of sub s[7:0] to '35' (p 29/30/33)			
1.2	11/01/2010	Adjusted min input frequency (section 3.3)			
1.3	14/01/2010	Adjusted pin width in package drawing			
2	29/03/2010	Added spectral response Added spectral response for color devices			
		Updated specifications for version 2 devices			
		Changed VDD18 to VDD20			
		Added ordering info			
		Added handling and soldering procedures			
		Removed "confidential" in footer			
		Added recommended and adjustable register settings			
2.1	22/7/2010	Frame rate calculation added			
2.2	2/8/2010	Read-out in 12 bit mode added			
2.3	1/9/2010	Added exposure time offset (0.65 x register73 x clk_per x 129)			
2.4	17/9/2010	Added Vtf_11 to GND remark			
2.5	19/10/2010	Added E12 spectral response curve and part numbers			
2.6	11/01/2011	Added RGB Bayer pattern details			
2.7	1/2/2011	Added electrical IO specifications			
2.8	25/3/2011	Updated reflow soldering profile			
2.9	13/4/2011	Changed tilt to 0.2 degrees, updated spectral response, changed exposure time formula			
2.9.1	20/5/2011	Changed 12 bit read-out mode (removed 16 and 8 outputs)			
3	1/9/2011	Complete revision for version 3 sensor			
3.1	24/05/2012	Line up with v2.9.5 datasheet			
3.2	30/07/2012	Added:			
		- PLR Vlow2/3 enable bit			
		- Sampling of digital inputs on rising CLK_IN			
		- Details on LVDS data out in multiplex modes			
		- CTR channel bits on Tdig1/2 pins			
		- Evaluation kit available			
		- Minimum time between FRAME_REQ pulses in internal mode			
		- Temperature sensor calibration example			
		Updated: - Bayer pattern figure (pixel(0,0) green → red). No actual device change			
		compared to previous devices.			
		- Supply noise influence			
		- Control bit INTE1/2 (no FOT overlap)			
		- FOT and Read-out time rounding			
		- Detailed timing of control channel figure			
		- LVDS clock delay figure (CLK_IN period)			
		- SPI timing from SPI upload to FRAME_REQ (1μs → 1ms)			
		- Total power use $(600 \text{mW} \rightarrow 650 \text{mW})$			
		- VDD33 power use (165mW \rightarrow 200mW)			
		- VDD supplies internal PLL			
		- Register 77 recommended to set to 0 Removed:			
		- Reference errors			
		Telefonee errors			



CMV4000 v3 Datasheet

Issue	Date	Modification
3.3	01/08/2013	Added:
		- Pin head dimensions to package drawing
		- Tdig1 and Tdig2 addresses to register overview
		- Recommended FOT register settings to register overview
		- Angular response curve
		- Minimum exposure value
		Updated:
		- Training pattern of control channel
		- Text and figure of Image flipping chapter
		- Text and figure of Color filter chapter
		- Assembly drawing: now refers to pixel (0,0), added dimensions, transparent view, pin numbers and corrected tilt of die
		- Supply settings table: peak current calculation, typical values to recommended values, supply voltage range
		- Connection diagram: changed 1.8V to 2.1V
		- Response curve: replaced figure
		- Temperature sensor figure now refers to pixel (0,0)
		- Expanded PLL settings table
		- Ordering information: part numbers
		- New table for PLL range in Data rate chapter, corrected frequency range
		- Start-up sequence: time after SPI upload described more accurately
		- LVDS driver specification: Voc dependency
		Removed:
		- Input clock skew limits
3.4	27/09/2013	Added:
		- Settling time to reset sequence (Figure 9)
		- Recommended register setting for PGA register
		Updated: - Recommended register settings and register overview
		- Dimensions in assembly drawing: 0.76mm to 1.76mm
		- LVDS clock enable address from 82[3] to 82[2]
		- Corrected Figure 19
		- SPI_OUT is now an output on the connection diagram
3.5	28/11/2013	Updated:
		- Reset sequence figure: added settling time
		- Assembly drawing: corrected location of pixel(0,0)
		- Mechanical drawing: new version has correct cavity dimensions; higher
		resolution
		- Temperature sensor location figure
		- Added description of recommended settings registers to register overview
		- Figure 29 now has proper aspect ratio
		- Correct offset register, is now a 14bit value
		- Some layout improvements



CMV4000 v3 Datasheet

Date	Modification		
1/04/2014	Added:		
	- Register addresses now show bit location in Chapter 5		
	- All PLL registers are now in the register overview		
	- Recommendation for unused pins		
	- Note that fot_length register can be lowered for shorter integration times		
	- Note that LVDS output current can be lowered for meeting EMC standards		
	- Ordering information now includes part numbers for all packages		
	- Reg73 is now called fot_length, to clarify the function of this register		
	- SPI write operation: added requirement of a final falling edge on SPI_CLK		
	Updated:		
	- Corrected some register addresses in the register overview		
	- Description of settling time should be more clear now, added typical values		
	- Description of start-up and reset sequence		
	- Description of PGA settings should be more clear now		
	- Description of register optimization is now more complete		
	- Improved some layout issues		
	- Corrected table in Chapter 5.2.2.1: Vlow3 wrongly referred to Vlow2		
	- PLL registers in register overview: bit locations are clarified		
	- Pin list table is now sorted on function, rather than pin coordinate		
	- New figures for glass transmittance, QE and response		
	- "color" register is now called "mono" because it better fits the functionality		
	- Power figures are now more accurate, and tested under default configuration		
	Removed:		
	- Recommended setting of "0" for i_lvds_rec was causing confusion		
	- Pixel coordinates on block diagram		
28/01/2015	Added:		
	- Part numbers and specifications for the new LCC package		
	Updated		
	- The power figure in the Specification Overview is now more accurate; it		
	considers the sensor configuration		
	- The exposure time is shortest in external exposure mode, so this mode is		
	added to the calculation.		
	- FRAME_REQ pin is level sensitive, not edge sensitive		
	- Maximum number of frames is 65535, not 65548		
	- Default value of register 125 was listed as 35, should be 67		
	 Corrected note that said that the exposure starts directly after F_REQ, there is a delay between the two 		
	- Corrected calibration procedure, step 2 should be repeated, not step 1.		
	Removed		
	- Nr_slopes2 register from overview, this is an unused register.		
	- Scratch/dig/bubble spec for cover glass		

Disclaimer

CMOSIS reserves the right to change the product, specification and other information contained in this document without notice. Although CMOSIS does its best efforts to provide correct information, this is not warranted.



Table of Contents

1	Intr	oduction	8
		Overview	
	1.2	Features	8
	1.3	Specifications	8
	1.4	Connection diagram	9
2	Sen	sor architecture	10
	2.1	Pixel array	10
	2.2	Analog front end	11
	2.3	LVDS block	11
	2.4	Sequencer	11
	2.5	SPI interface	11
	2.6	Temperature sensor	11
3	Driv	ring the CMV4000	13
	3.1	Supply settings	13
	3.2	Biasing	13
	3.3	Digital input pins	13
	3.4	Electrical I/O specifications	14
		3.4.1 Digital I/O CMOS/TTL DC specifications (see pin list for specific pins)	14
		3.4.2 TIA/EIA-644A LVDS driver specifications (OUTx_N/P, OUTCLK_N/P, OUTCTR_N/P)	14
		3.4.3 TIA/EIA-644A LVDS receiver specifications (LVDS_CLK_N/P)	14
	3.5	Input clock	15
	3.6	Frame rate calculation	15
	3.7	Start-up sequence	16
	3.8	Reset sequence	17
	3.9	SPI programming	18
		3.9.1 SPI write	18
		3.9.2 SPI read	19
	3.10	Requesting a frame	19
		3.10.1 Internal exposure control	19
		3.10.2 External exposure time	20
4	Rea	ding out the sensor	21
	4.1	LVDS data outputs	21
	4.2	Low-level pixel timing	21
	4 3	Read-out timing	22



		4.3.1 10 bit mode	22
		4.3.2 12 bit mode	23
	4.4	Pixel remapping	
		4.4.1 16 outputs	
		4.4.2 8 outputs	
		4.4.3 4 outputs	
		4.4.4 2 outputs	24
		4.4.5 Overview	25
	4.5	Control channel	25
		4.5.1 DVAL, LVAL, FVAL	26
	4.6	Training data	27
5	Imag	ge sensor programming	28
		Exposure modes	
		High dynamic range modes	
	3.2	5.2.1 Interleaved read-out	
		5.2.2 Piecewise linear response	
		5.2.3 Multi-frame read-out	
	53	Windowing	
	5.5	5.3.1 Single window	
		5.3.2 Multiple windows	
	5.4	Image flipping	
		Image subsampling	
	0.0	5.5.1 Simple subsampling	
		5.5.2 Advanced subsampling	
	5.6	Number of frames	
	5.7	Output mode	
	5.8	Training pattern	
		Internal PLL	
	3.9	5.9.1 Enable PLL	
		5.9.2 Data rate	
	5 10	10-bit or 12-bit mode	
		Power control	
		Offset and gain	
	5.12	5.12.1 Offset	
		5.12.2 Gain	
	5 10	Black reference columns	
		Horizontal line effect during exposure start	42



	5.15	5 Recommended register settings	43
		5.15.1 Adjusting registers for optimal performance	43
6	Reg	ister overview	44
7	Me	chanical specifications	47
	7.1	Package drawings	47
		7.1.1 95 pins μPGA and LGA	47
		7.1.2 92 pins LCC	48
	7.2	Assembly drawings	49
		7.2.1 95 pins μPGA and LGA	49
		7.2.2 92 pins LCC	50
	7.3	Cover glass	51
	7.4	Color filters	51
8	Res	ponse curve	53
9	Spe	ctral response	54
	-	5µm epi devices	
		12μm epi devices	
10		gular response	
		ning	
11			
		L Pin list	
		2 μPGA and LGA pin layout	
	11.3	3 LCC pin layout	58
12	Spe	cification overview	59
13	Ord	ering info	61
14	Han	dling and soldering procedure	62
	14.1	1 Soldering	62
		14.1.1 Manual soldering	62
		14.1.2 Wave soldering	62
		14.1.3 Reflow soldering	63
		14.1.4 Soldering recommendations	63
	14.2	2 Handling image sensors	63
		14.2.1 ESD	63
		14.2.2 Glass cleaning	63
		14.2.3 Image sensor storing	63
15	Eva	luation kit	64
16	۸ ما ما	litional information	65



1 Introduction

1.1 OVERVIEW

The CMV4000 is a high speed CMOS image sensor with 2048 by 2048 pixels (1 optical inch) developed for machine vision applications. The image array consists of 5.5µm x 5.5µm pipelined global shutter pixels which allow exposure during read-out, while performing CDS operation. The image sensor has sixteen 10- or 12-bit digital LVDS outputs (serial). The image sensor also integrates a programmable gain amplifier and offset regulation. Each channel runs at 480 Mbps maximum which results in 180 fps frame rate at full resolution. Higher frame rates can be achieved in row-windowing mode or row-subsampling mode. These modes are all programmable using the SPI interface. All internal exposure and read-out timings are generated by a programmable on-board sequencer. External triggering and exposure programming is also possible. Extended optical dynamic range can be achieved by multiple integrated high dynamic range modes.

1.2 FEATURES

- Capability to define up to 8 different windows
- Horizontal and vertical mirroring function
- Multiplexable output channels: 16, 8, 4 or 2 channel output possible
- LVDS control channel with read-out and frame information
- DDR LVDS output clock to sample data on the receiving end
- Selectable ADC Resolution: choose between maximum frame rate (10bit) or better image quality (12bit)
- Multiple High Dynamic Range options
- Configurable subsampling modes
- On-chip temperature sensor
- On-chip timing generation
- Sensor controllable via SPI-interface
- Available as panchromatic or with RGB Bayer-filter
- Programmable on-chip PLL that can generate all high speed clocks internally.

1.3 SPECIFICATIONS

- Full well charge: 13.5Ke⁻
- Sensitivity: 5.56 V/lux.s (with microlenses @ 550nm)
- Dark noise: 13e⁻ RMS
- Conversion gain: 0.075LSB/e⁻ (10 bit mode) at unity gain
- Dynamic range: 60dB
- Parasitic light sensitivity: 1/50000
- Dark current: 125 e⁻/s (@ 25°C die temperature)
- Fixed pattern noise: <1 LSB (10 bit mode, <0.1% of full swing, standard deviation on full image)
- Power consumption: 550mW to 1200mW
- 3.3V signaling
- 2048 by 2048 active pixels on a 5.5μm pitch
- Maximum frame rate of 180FPS
- Range of input clocks is 5 to 48MHz (Master clock to PLL) and 50 to 480MHz (LVDS clock)
- Range of custom ceramic packages available: 95 pins μPGA or LGA, or 92 pins LCC



1.4 CONNECTION DIAGRAM




Figure 1: Connection diagram for the CMV4000 image sensor

Please look at the pin list for a detailed description of all pins and their proper connections. Some optional pins are not displayed on the figure above. The exact pin numbers can be found in the pin list and on the package drawing.



2 Sensor architecture




Figure 2: Sensor block diagram

Figure 2 shows the image sensor architecture. The internal sequencer generates the necessary signals for image acquisition. The image is stored in the pixel (global shutter) and is then read out sequentially, row-by-row. On the pixel output, an analog gain can be applied. The pixel values then passes to a column ADC cell, in which ADC conversion is performed. The digital signals are then read out over multiple LVDS channels. Each LVDS channel reads out 128 adjacent columns of the array. In the Y-direction, rows of interest are selected through a row-decoder which allows a flexible windowing. Control registers are foreseen for the programming of the sensor. These register parameters are uploaded via a four-wire SPI interface. A temperature sensor which can be read out over the SPI interface is also included.

2.1 PIXEL ARRAY

The pixel array consists of 2048 x 2048 square global shutter pixels with a pitch of $5.5\mu m$ ($5.5\mu m$ x $5.5\mu m$). This results in an optical area of close to 1 optical inch (16mm). This means that off-the-shelve C-mount lenses can be used.

The pixels are designed to achieve maximum sensitivity with low noise and low PLS specifications. Micro lenses are placed on top of the pixels for improved fill factor and quantum efficiency (>50%).



2.2 ANALOG FRONT END

The analog front end consists of 2 major parts, a column amplifier block and a column ADC block.

The column amplifier prepares the pixel signal for the column ADC and applies analog gain if desired (programmable using the SPI interface). The column ADC converts the analog pixel value to a 10 or 12 bit value. A digital offset can also be applied to the output of the column ADC's. All gain and offset settings can be programmed using the SPI interface.

2.3 LVDS BLOCK

The LVDS block converts the digital data coming from the column ADC into standard serial LVDS data running at maximum 480Mbps. The sensor has 18 LVDS output pairs:

- 16 Data channels
- 1 Control channel
- 1 Clock channel

The 16 data channels are used to transfer 10-bit or 12-bit data words from sensor to receiver. The output clock channel transports a DDR clock, synchronous to the data on the other LVDS channels. This clock can be used at the receiving end to sample the data. The data on the control channel contains status information on the validity of the data on the data channels, among other useful sensor status information. Details on the LVDS timing and format can be found in Chapter 4 of this document.

LVDS requires parallel termination at the receiver side (if used). So between LVDS_CLK_P (pin D1) and LVDS_CLK_N (pin D2) should be an external 100Ω resistor. Also all the LVDS outputs should all be externally terminated at the receiver side. See the TIA/EIA-644A standard for details.

2.4 SEQUENCER

The on-chip sequencer will generate all required control signals to operate the sensor from only a few external control clocks. This sequencer can be activated and programmed through the SPI interface. A detailed description of the SPI registers and sensor (sequencer) programming can be found in Chapter 5 of this document.

2.5 SPI INTERFACE

The SPI interface is used to load the sequencer registers with data. The data in these registers is used by the sequencer while driving and reading out the image sensor. Features like windowing, subsampling, gain and offset are programmed using this interface. The data in the on-chip registers can also be read back for test and debug of the surrounding system. Chapter 3.9 contains more details on register programming and SPI timing.

2.6 Temperature sensor

A 16-bit digital temperature sensor is included in the image sensor and can be controlled by the SPI-interface. The onchip temperature can be obtained by reading out the registers with address 126 and 127 (in burst mode, see Chapter 3.9.2 for more details on this mode).

A calibration of the temperature sensor is needed for absolute temperature measurements per device because the offset differs from device to device. The temperature sensor requires a running input clock (CLK_IN), the other functions of the image sensor can be operational or in standby mode. The output value of the sensor is dependent on the input clock. A typical temperature sensor output vs. temperature curve at 40MHz can be found below. The die temperature will be about 10°C~15°C higher than ambient temperature. The ceramic package has about the same temperature as the die.

The typical (offset) value of the temperature sensor at 0°C would be: $1000 * \frac{f \, [MHz]}{40} \, DN$. This offset can differ per device. A typical slope would be around $0.3 * \frac{40}{f \, [MHz]} \, ^{\circ} C/DN$.

For example, for the calibration of a sensor you're reading out a temperature register value of 1066 at 35°C die temperature and an input frequency of 40MHz. If later you read out the temperature register value and it is 1184. You can calculate the ambient temperature back from that.

Ambient temperature = [(1184-1066)*0.3*40/40Mhz] + 35°C = 70.4°C die temperature.

Or vice versa, if you want to know the temperature register value for a die temperature of -10°C at 40MHz:

Register value = $(-10^{\circ}\text{C} - 35^{\circ}\text{C}) * 40\text{MHz}/40 * (1/0.3) + 1066 = 916 DN$

If you want a more accurate calibration you can calibrate the sensor at multiple temperatures, so you will have the exact value of the slope also. For most devices this should be around $0.29 \sim 0.31$.




Figure 3: Typical output of the temperature sensor of the CMV4000




Figure 4: Location of the temperature sensor



3 Driving the CMV4000

3.1 SUPPLY SETTINGS

Supply name	Usage	Recommended value [V]	Range [V]	DC power nominal [mW]	DC current nominal [mA]	DC current peak [mA]
VDD20	LVDS, ADC	2.1	2.0 - 2.2	750	360	360
VDD33	Dig. I\O, PGA, SPI, ADC	3.3	3.0 - 3.6	300	90	90
VDDPIX	Pixel array power supply	3.0	2.3 - 3.6	60	20	218
Vres_h	Pixel reset pulse	3.3	3.0 - 3.6	50	15	15

The power figures are measured at 48MHz CLK_IN speed in 16 channel mode while constantly grabbing images. When idle, the sensor will consume about 25% less energy. Reducing the amount of output channels will reduce power consumption of the VDD20 supply and will have the biggest impact on the power consumption.

All variations on the VDD33 and VDDPIX can contribute to variations (noise) on the analog pixel signal, which is seen as noise in the image. During the camera design precautions have to be taken to supply the sensor with very stable supply voltages to avoid this additional noise.

Because of the peak currents, decoupling is advised. Place large decoupling capacitors directly at the output of the voltage regulator to filter low noise and improve peak current supply. We advise $1x\,330\mu\text{F}$ electrolytic, $1x\,33\mu\text{F}$ tantalum and a $10\mu\text{F}$ ceramic capacitor per supply, directly at the output of the regulator.

Place small decoupling capacitors as close as possible to the sensor between supply pins and ground. We advise $1x 4.7\mu F$ and 1x 100nF ceramic capacitor per power supply pin (see pin list) and $1x 100\mu F$ ceramic capacitor per power supply plane (VDD20, VDDPIX, VDD33). Vres_h doesn't need a $100\mu F$ capacitor. See pin list for exact pin numbers for every supply. Analog and digital ground can be tied together.

3.2 BIASING

For optimal performance, some pins need to be decoupled to ground or to VDD. Please refer to the pin list for a detailed description for every pin and the appropriate decoupling if applicable.

3.3 DIGITAL INPUT PINS

The table below gives an overview of the external pins used to drive the sensor. The digital signals are sampled on the rising edge of the CLK_IN, therefor the length of the signal applied to an input should be at least 1 CLK_IN period to assure it has been detected. All digital I/O's have a capacitance of 2pF max.

Pin name	Description			
CLK_IN	Master input clock, frequency range between 5 and 48 MHz			
LVDS_CLK_N/P	High speed LVDS input clock, frequency range between 50 and 480 MHz. Should not be used			
	if PLL is enabled (default).			
SYS_RES_N	System reset pin, active low signal. Resets the on-board sequencer and must be kept low			
	during start-up. This signal should be at least one period of CLK_IN long to assure detection on			
	the rising edge of CLK_IN.			
FRAME_REQ Frame request pin. When a high level is detected on this pin the programmed num				
	frames is captured and sent by the sensor. This signal should be at least one period of CLK_IN			
	long to assure detection on the rising edge of CLK_IN.			
SPI_IN	Data input pin for the SPI interface. The data to program the image sensor is sent over this pin.			
SPI_EN	SPI enable pin. When this pin is high the data should be written/read on the SPI			
SPI_CLK	SPI clock. This is the clock on which the SPI runs (max 48Mz)			
T_EXP1	Input pin to program the exposure time externally. Optional			
T_EXP2	Input pin to program the exposure time externally in HDR mode. Optional			



3.4 ELECTRICAL I/O SPECIFICATIONS

3.4.1 DIGITAL I/O CMOS/TTL DC SPECIFICATIONS (SEE PIN LIST FOR SPECIFIC PINS)

Parameter	Description	Conditions	min	typ	max	Units
V _{IH}	High level input voltage		2.0		VDD33	V
V _{IL}	Low level input voltage		GND		0.8	V
Vон	High level output voltage	VDD=3.3V I _{OH} =-2mA	2.4			V
VoL	Low level output voltage	VDD=3.3V I _{OL} =2mA			0.4	V

3.4.2 TIA/EIA-644A¹ LVDS DRIVER SPECIFICATIONS (OUTX N/P, OUTCLK N/P, OUTCTR N/P)

Parameter	Description	Conditions	min	typ	max	Units
V _{OD}	Differential	Steady State, RL	247	350	454	mV
	output voltage	= 100Ω				
ΔV_{OD}	Difference in	Steady State, RL			50	mV
	V _{OD} between	= 100Ω				
	complementary					
	output states					
Voc	Common mode	Steady State, RL	1.26	1.37	1.50	V
	voltage	= 100Ω				
ΔV_{OC}	Difference in	Steady State, RL			50	mV
	Voc between	= 100Ω				
	complementary					
	output states					
los,gnd	Output short	V _{OUTP} =V _{OUTN} =GND			24	mA
	circuit current					
	to ground					
los,pn	Output short	V _{OUTP} =V _{OUTN}			12	mA
	circuit current					

3.4.3 TIA/EIA-644A LVDS RECEIVER SPECIFICATIONS (LVDS_CLK_N/P)

Parameter	Description	Conditions	min	typ	max	Units
V _{ID}	Differential input voltage	Steady state	100	350	600	mV
V _{IC}	Receiver input range	Steady state	0.0		2.4	V
I _{ID}	Receiver input current	V _{INP INN} =1.2V±50mV, 0≤ V _{INP INN} ≤2.4V			20	μΑ
ΔΙιΔ	Receiver input current difference	linp — linn			6	μΑ

_

 $^{^{1}}$ V_{oc} is dependent on the 2.1V supply voltage, therefore these values differ from the TIA/EIA-644A spec.



3.5 INPUT CLOCK

The input clock (CLK_IN) defines the output data rate of the CMV4000. The master clock (CLK_IN) is 10 or 12 times slower than the output data rate, depending on the programmed bit mode setting. The maximum data rate of the output is 480Mbps which results in CLK_IN of 48MHz in 10-bit mode and 40MHz in 12-bit mode. The minimum frequency for CLK_IN is 5MHz. Any frequency between the minimum and maximum can be applied by the user and will result in a corresponding output data rate. The SPI registers with address 114 and 116 must be programmed to the correct frequency range when the CLK_IN frequency is changed.

CLK_IN	LVDS_CLK 10bit	LVDS_CLK 12bit
5 MHz	50 MHz	60 MHz
40 MHz	400 MHz	480 MHz
48 MHz	480 MHz	n/a

There is no maximum skew for the LVDS input clock (if used) for every frequency used.

3.6 FRAME RATE CALCULATION

The frame rate of the CMV4000 is defined by 2 main factors.

- 1. Exposure time
- 2. Read-out time

To simplify the calculation, we will assume that the exposure time is shorter than the read-out time and that the sensor is operating at default settings, taking a full resolution 10-bit image at 48MHz through 16 outputs. This means that the frame rate will be defined only by the read-out time because the exposure time happens in parallel with the read-out time. The read-out time is defined by:

- 1. Output clock speed: max 240MHz
- 2. ADC mode: 10 or 12 bit
- 3. Number of lines read-out
- 4. Number of LVDS outputs used: max 16 outputs

If any of these parameters is changed, it will have an impact on the frame rate. In default operation this will result in 180FPS. The total read-out time is composed of two parts: FOT (frame overhead time) and the image read-out time.

The FOT is defined as:

$$FOT = \left(fot_length + \left(2 * \frac{16}{\#outputs \ used}\right)\right) * 129 * master \ clock \ period$$

With fot length (register 73) at its default value of 20, this results in 59.125µs frame overhead time.

The image read-out time is defined as:

$$Image\ read\text{-}out\ time = (129*master\ clock\ period* \\ \frac{16}{\#outputs\ used})*nr_lines$$

Reading out a full resolution image, this results in 5.504ms image read-out time.

The total read-out time is now the sum of the FOT and the image read-out time, which results in $59.125\mu s + 5.504ms$ or 5.563125ms to read-out a single full resolution image. The frame rate is thus 180FPS.



The table below gives some examples of how the frame rate increases when reading out a smaller frame in 10-bit mode.

Number of columns	Number of lines	Frame rate (fps)
2048	2048	180
2048	1024	356
2048	70	4044




Figure 5: Frame period

When the exposure time is greater than the read-out time, the frame rate is mostly defined by the exposure time itself (because the exposure time would be much longer than the FOT).

3.7 START-UP SEQUENCE

The following sequence should be followed when the CMV4000 is started up in default output mode (480Mbps, 10bit resolution). There is no specific startup sequence for the power supplies needed.




Figure 6: Start-up sequence for 480Mbps @ 10-bit

The master clock CLK_IN (48MHz for 480Mbps in 10-bit mode) should start after the rise time of the supplies. The external reset pin should be released at least 1μ s after the supplies are stable. The first frame can be requested 1μ s after the reset pin has been released.

If the register settings need to be changed (e.g. when using 12-bit mode), this can be done through an SPI upload $1\mu s$ after the rising edge on the SYS_RES_N pin, as described in Figure 7. In this case the FRAME_REQ pulse must not be sent until after the SPI upload is completed, plus a settling time. This settling time is to ensure that the changes programmed in the SPI upload have taken effect before an image is captured. The main factor that determines this settling time is a change in ADC gain, because the voltage over the ramp capacitor has to settle. For typical applications, where the ADC gain is changed from the default value of 32 to a value that saturates the ADC output (40 to 45 at 48MHz), the settling time is 7ms. In extreme cases, when the ADC gain is changed from default to maximum, the settling time can increase to 20ms.




Figure 7: Start-up sequence for 12-bit mode

3.8 RESET SEQUENCE

If a sensor reset is necessary while the sensor is running the following sequence should be followed. The on-board sequencer will be reset and all programming registers will return to their default start-up values when a falling edge is detected on the SYS_RES_N pin. As with the start-up sequence, there is a minimum time of 1µs plus a settling time needed before a FRAME_REQ pulse can be sent, to allow the gain settings to settle at their default value.




Figure 8: Reset sequence

When register settings are uploaded after the reset (e.g. when changing the bit mode), the following sequence should be followed.




Figure 9: Reset sequence when changing bit mode



3.9 SPI PROGRAMMING

Programming the sensor is done by writing the appropriate values to the on-board registers. These registers can be written over a simple serial interface (SPI). The details of the timing and data format are described below. The data written to the programming registers can also be read out over this same SPI interface.

3.9.1 SPI WRITE

The timing to write data over the SPI interface can be found below.




Figure 10: SPI write timing

The data is sampled by the CMV4000 on the rising edge of the SPI_CLK. The SPI_CLK has a maximum frequency of 48MHz. The SPI_EN signal has to be high for half a clock period before the first data bit is sampled. After the last databit is sent, SPI_EN has to remain high for 1 clock period and SPI_CLK has to receive a final falling edge to complete the write operation.

One write action contains 16 bits:

- One control bit: First bit to be sent, indicates whether a read ('0') or write ('1') will occur on the SPI interface.
- 7 address bits: These bits form the address of the programming register that needs to be written. The address is sent MSB first.
- 8 data bits: These bits form the actual data that will be written in the register selected with the address bits. The data is written MSB first.

When several sensor registers need to be written, the timing above can be repeated with SPI_EN remaining high all the time. See the figure below for an example of 2 registers being written in burst.




Figure 11: SPI write timing for 2 registers in burst

All registers should be updated during IDLE time. The sensor is not IDLE during a frame burst (between start of integration of first frame and read-out of last pixel of last frame).

Registers 35-38, 40-69, 100-103 can be updated during IDLE or FOT. Registers 1-34 and 70-71 can always be updated but it is recommended to update these during IDLE or FOT to minimize image effects. Registers 78-79 can always be updated without disrupting the imaging process.

3.9.2 SPI READ

The timing to read data from the registers over the SPI interface can be found below.




Figure 12: SPI read timing

To indicate a read action over the SPI interface, the control bit on the SPI_IN pin is made '0'. The address of the register being read out is sent immediately after this control bit (MSB first). After the LSB of the address bits, the data is launched on the SPI_OUT pin on the falling edge of the SPI_CLK. This means that the data should be sampled by the receiving system on the rising edge of the SPI_CLK. The data comes over the SPI_OUT with MSB first. When reading out the temperature sensor over the SPI, addresses 126 and 127 should de read-out in burst mode (keep SPI_EN high)

3.10 REQUESTING A FRAME

After starting up the sensor (see 3.7), a number of frames can be requested by sending a FRAME_REQ pulse. The number of frames can be set by programming the appropriate register (addresses 70 and 71). The default number of frames to be grabbed is 1.

In internal-exposure-time mode, the exposure time will start after this FRAME_REQ pulse. In the external-exposure-time mode, the read-out will start after the FRAME_REQ pulse. Both modes are explained into detail in the chapters below.

3.10.1 Internal exposure control

In this mode, the exposure time is set by programming the appropriate registers (address 42-44) of the CMV4000.

After the high state of the FRAME_REQ pulse is detected, the exposure time will start after a delay of 133 clock cycles, see AN16 – Exposure Timings for all the timing details. When the exposure time ends (as programmed in the registers), the pixels are being sampled and prepared for read-out. This sequence is called the frame overhead time (FOT). Immediately after the FOT, the frame is read-out automatically. If more than one frame is requested, the exposure of the next frame starts already during the read-out of the previous one.




Figure 14: Two requests for 1 frame in internal exposure mode

When the exposure time is shorter than the read-out time, the FOT and read-out of the next frame will start immediately after the read-out of the previous frame. Keep in mind that the next FRAME REQ pulse has to occur after the FOT of

the current frame. For an exact calculation of the exposure time see Chapter 5.1. When a new FRAME_REQ is applied, the exposure of the next frame will be delayed so that the FOT begins right after the read-out time of the current frame.




Figure 16: Two requests for 1 frame in internal exposure mode

3.10.2 EXTERNAL EXPOSURE TIME

The exposure time can also be programmed externally by using the T_EXP1 input pin. This mode needs to be enabled by setting the appropriate register (address 41). In this case, the exposure starts when a high state is detected on the T_EXP1 pin. When a high state is detected on the FRAME_REQ input, the exposure time stops and the read-out will start automatically. A new exposure can start by sending a pulse to the T_EXP1 pin during or after the read-out of the previous frame. The minimum time between T_EXP1 and FRAME_REQ is 1 master clock cycle, the minimum time between FRAME_REQ and T_EXP1 pulse is FOT. For an exact calculation of the exposure time see Chapter 5.1.




Figure 17: request for 2 frames using external-exposure-time mode

4 READING OUT THE SENSOR

4.1 LVDS DATA OUTPUTS

The CMV4000 has LVDS (low voltage differential signaling) outputs to transport the image data to the surrounding system. Next to 16 data channels, the sensor also has two other LVDS channels for control and synchronization of the image data. In total, the sensor has 18 LVDS output pairs (2 pins for each LVDS channel):

- 16 Data channels
- 1 Control channel
- 1 Clock channel

This means that a total of 36 pins of the CMV4000 are used for the LVDS outputs (32 for data + 2 for LVDS clock + 2 for control channel). See the pin list for the exact pin numbers of the LVDS outputs.

The 16 data channels are used to transfer the 10-bit or 12-bit pixel data from the sensor to the receiver in the surrounding system.

The output clock channel transports a clock, synchronous to the data on the other LVDS channels. This clock can be used at the receiving end to sample the data. This clock is a DDR clock which means that the frequency will be half of the output data rate. When 480Mbps output data rate is used, the LVDS output clock will be 240MHz.

The data on the control channel contains status information on the validity of the data on the data channels. Information on the control channel is grouped in 10-bit or 12-bit words that are transferred synchronous to the 16 data channels.

4.2 LOW-LEVEL PIXEL TIMING

Figure 18 and Figure 19 show the timing for transfer of 10-bit and 12-bit pixel data over one LVDS output. To make the timing more clear, the figures show only the p-channel of each LVDS pair. The data is transferred LSB first, with the transfer of bit D0 during the high phase of the DDR output clock OUTCLK.




Figure 18: 10-bit pixel data on an LVDS channel

The time 'T1' in Figure 18 is 1/10th of the period of the CLK_IN input clock. If a frequency of 48MHz is used for CLK_IN (max in 10-bit mode), this results in a 240MHz OUTCLK frequency.




Figure 19: 12-bit pixel data on an LVDS channel

The time 'T2' in Figure 19 is 1/12th of the period of the CLK_IN input clock. If a frequency of 40MHz is used for CLK_IN (max in 12-bit mode), this results in a 240MHz OUTCLK frequency.



4.3 READ-OUT TIMING

The read-out of image data is grouped in bursts of 128 pixels per channel. Each pixel is either 10 or 12 bits of data (see Chapter 4.2). One complete pixel period equals one period of the master clock input. For details on pixel remapping and pixel vs. channel location please see Chapter 4.4 of this document. An overhead time exists between two bursts of 128 pixels. This overhead time has the same length of one pixel read-out (i.e. the length of 10 or 12 bits at the selected data rate or one master clock period). For details on how to program the sequencer for different output modes, see Chapter 5.7.

4.3.1 10 BIT MODE

In this section, the read-out timing for the default 10 bit mode is explained. In this mode the maximum frame rate of 180FPS can be reached. To simplify the figures below, the timing for only one LVDS channel is shown in every case.

4.3.1.1 16 OUTPUT CHANNELS

By default, all 16 data output channels are used to transmit the image data. This means that an entire row of image data is transferred in one slot of 128 pixel periods ($16 \times 128 = 2048$). This results in a maximum frame rate of 180FPS.




Figure 20: Output timing in default 16 channel mode

4.3.1.2 8 OUTPUT CHANNELS

When only 8 LVDS output channels are used, the read-out of one row takes $(2 \times 128) + (2 \times 1)$ master clock periods. The maximum frame rate is reduced with a factor of 2 compared to 16 channel mode.




Figure 21: Output timing in 8 channel mode

4.3.1.3 4 OUTPUT CHANNELS

When only 4 LVDS output channels are used, the read-out of one row takes $(4 \times 128) + (4 \times 1)$ master clock periods. The maximum frame rate is reduce with a factor of 4 compared to 16 channel mode.



Figure 22: Output timing in 4 channel mode

4.3.1.4 2 OUTPUT CHANNELS

When only 2 LVDS output channels are used, the read-out of one row takes $(8 \times 128) + (8 \times 1)$ master clock periods. The maximum frame rate is reduced with a factor of 8 compared to 16 channel mode.



Figure 23: Output timing in 2 channel mode



4.3.2 12 BIT MODE

In 12 bit mode, the analog-to-digital conversion takes 4x longer to complete. This causes the frame rate to drop to 37.5 fps when 40MHz is used for CLK_IN. Due to this extra conversion time, the sensor automatically multiplexes to 4 outputs when 12 bit is used. To simplify the figures below, the timing for only one LVDS channel is shown in every case.

4.3.2.1 4 OUTPUT CHANNELS

By default, the CMV4000 uses only 4 LVDS output channels in 12 bit mode. This means that the read-out of one row takes $(4 \times 128) + (4 \times 1)$ master clock periods.




Figure 24: Output timing in 4 channel mode

4.3.2.2 2 OUTPUT CHANNELS

When only 2 LVDS output channels are used, the read-out of one row takes $(8 \times 128) + (8 \times 1)$ master clock periods. The maximum frame rate is reduced with a factor of 2 compared to 4-channel mode.



Figure 25: Output timing in 2 channel mode

4.4 PIXEL REMAPPING

Depending on the number of output channels, the pixels are read out by different channels and come out at a different moment in time. With the details from the next sections, the end user is able to remap the pixel values at the output to their correct image array location.

4.4.1 16 OUTPUTS

Figure 26 shows the location of the image pixels versus the output channel of the image sensor.

16 bursts of 128 pixels happen in parallel on the data outputs. This means that one complete row is read out in one burst. The amount of rows that will be read out depends on the value in the corresponding register. By default there are 2048 rows being read out.




Figure 26: Pixel remapping for 16 output channels



4.4.2 8 OUTPUTS

When only 8 outputs are used, the pixel data is placed on the outputs as detailed in Figure 27. 8 bursts of 128 pixels happen in parallel on the data outputs. This means that one complete row is read out in two bursts. The time needed to read out one row is doubled compared to when 16 outputs are used. Channel 2, 4, 6...16 are not being used in this mode, so they can be turned off by setting the correct bits in the register with addresses 80-82. Turning off these channels will reduce the power consumption of the chip.

The amount of rows that will be read out can be set in the register. By default 2048 rows are read out.




Figure 27: Pixel remapping for 8 output channels

4.4.3 4 OUTPUTS

When only 4 outputs are used, the pixel data is placed on the outputs as detailed in Figure 28. 4 bursts of 128 pixels happen in parallel on the data outputs. This means that one complete row is read out in four bursts. The time needed to read out one row is 4x longer compared to when 16 outputs are used. Only channel 1, 5, 9 and 13 are being used in this mode, so the remaining channels can be turned off by setting the correct bits in the register with addresses 80-82. Turning off these channels will reduce the power consumption of the chip.

The amount of rows that will be read out can be set in the register. By default 2048 rows are read out.



Figure 28: Pixel remapping for 4 output channels

4.4.4 2 OUTPUTS

When only 2 outputs are used, the pixel data is placed on the outputs as detailed in Figure 29. 2 bursts of 128 pixels happen in parallel on the data outputs. This means that one complete row is read out in 8 bursts. The time needed to read out one row is 8x longer compared to when 16 outputs are used. Only channel 1 and 9 are being used in this mode, so the remaining channels can be turned off by setting the correct bits in the register with addresses 80-82. Turning off these channels will reduce the power consumption of the chip.

The amount of rows that will be read out can be set in the register. By default 2048 rows are read out.



Figure 29: Pixel remapping for 2 output channels



4.4.5 OVERVIEW

All outputs are always used to send data, but if you use less than 16 channels, some channels will have duplicate data. For example if you multiplex to 4 channels, outputs 6, 7 and 8 will have identical data as output 5. Below you see an overview of which channel data is on which output at a certain output mode.

MUX	OUT	OUT	OUT	OUT	OUT	OUT	OUT									
to	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
16	CH1	CH2	CH3	CH4	CH5	CH6	CH7	CH8	CH9	CH10	CH11	CH12	CH13	CH14	CH15	CH16
8	CH1	CH1	CH3	CH3	CH5	CH5	CH7	CH7	CH9	CH9	CH11	CH11	CH13	CH13	CH15	CH15
4	CH1	CH1	CH1	CH1	CH5	CH5	CH5	CH5	CH9	CH9	CH9	CH9	CH13	CH13	CH13	CH13
2	CH1	CH9	CH9	CH9	CH9	CH9	CH9	CH9	CH9							

4.5 CONTROL CHANNEL

The CMV4000 has one LVDS output channel dedicated for the valid data synchronization and timing of the output channels. The end user must use this channel to know when valid image data or training data is available on the data output channels.

The control channel transfers status information in 10-bit or 12-bit word format. Every bit of the word has a specific function. Next table describes the function of the individual bits.

Bit	Function	Description
[0]	DVAL	Indicates valid pixel data on the outputs
[1]	LVAL	Indicates validity of the read-out of a row
[2]	FVAL	Indicates the validity of the read-out of a frame
[3]	SLOT	Indicates the overhead period before 128-pixel bursts (*)
[4]	ROW	Indicates the overhead period before the read-out of a row (*)
[5]	FOT	Indicates when the sensor is in FOT (sampling of image data in pixels) (*)
[6]	INTE1	Indicates when pixels of integration block 1 are integrating (*)
[7]	INTE2	Indicates when pixels of integration block 2 are integrating (*)
[8]	' 0'	Constant zero
[9]	'1'	Constant one
[10]	' 0'	Constant zero
[11]	'0'	Constant zero

(*)Note: The status bits are purely informational. These bits are not required to know when the data is valid. The DVAL, LVAL and FVAL signals are sufficient to know when to sample the image data.

INTE1/2 will be low when FOT is high, so the exposure during the small 0.43*reg73 overlap (see formulas in 5.1), will not be visible in the INTE1/2 bits.

Pins H2 (TDIG1) and G2 (TDIG2) can be programmed to map the state of control channel bits [0] (DVAL), [1] (LVAL), [2] (FVAL), [6] (INTE1) or [7] (INTE2) with registers 108 (T_dig1) and 109 (T_dig2).

Register 108/109 Value	TDIG1	TDIG2
0	INTE1	INTE1
1	INTE2	INTE2
2	DVAL	DVAL
3	LVAL	LVAL
4	FVAL	FVAL



4.5.1 DVAL, LVAL, FVAL

The first three bits of the control word must be used to identify valid data and the read-out status.

Figure 30 shows the timing of the DVAL, LVAL and FVAL bits of the control channel with an example of the read-out of a frame of 3 rows (default is 2048 rows). This example uses the default mode of 16 outputs in 10 bit mode.




Figure 30: DVAL, LVAL and FVAL timing in 16 output mode

When only 8 outputs are used, the line read-out time is 2x longer. The control channel takes this into account and the timing in this mode are shown in Figure 31 and Figure 32. The timing extrapolates identically for 4 and 2 outputs.




Figure 31: DVAL, LVAL and FVAL timing in 8 output mode




Figure 32: Detailed timings of the Control Channel (8 outputs, 3 lines window)



4.6 Training data

To synchronize the receiving side with the LVDS outputs of the CMV4000, a known data pattern can be put on the output channels. This pattern "trains" the LVDS receiver of the surrounding system to achieve correct word alignment of the image data. This training pattern is put on all 16 output channels when no valid image data is being sent, even in between bursts of 128 pixels. The training pattern is a 10bit or 12bit word that replaces the pixel data. The sensor has a 12bit sequencer register (address 78-79) that can be used to change the contents of the 12bit training pattern.

The control channel does not send a training pattern, because it is used to send control information at all time. Word alignment can be done on this channel when the sensor is idle (not exposing or sending image data). In this case all bits of the control word are zero, except for bit [9] (= 0010 0000 0000 or 512 decimal).

Figure 33 shows the location of the training pattern (TP) on the data channels when the sensor is idle and when reading out 3 rows. The default mode of 16 outputs is selected.




Figure 33: Training pattern location in the data and control channels.



5 IMAGE SENSOR PROGRAMMING

This section explains how the CMV4000 can be programmed using the on-board sequencer registers.

5.1 EXPOSURE MODES

The exposure time can be programmed in two ways, externally or internally. Externally, the exposure time is defined as the time between the rising edge of T_EXP1 and the rising edge of FRAME_REQ (see Chapter 3.10.2 for more details). Internally, the exposure time is set by uploading the desired value to the corresponding sequencer register.

The table below gives an overview of the registers involved in the exposure mode.

	Exposure time settings					
Register name	Register address	Default value	Description of the value			
Exp_ext	41[0]	0	O: Value in Exp_time register defines exposure time 1: Time between T_EXP1 and FRAME_REQ pulses defines exposure time			
Exp_time	42[7:0] 43[7:0] 44[7:0]	2048	If Exp ext = 0: Defines the exposure time according to the following formula: $129*clk_per(0.43*fot_length + Exp_time)$ Where clk_per is the period of the master input clock and fot_length is the value in register 73. If Exp_ext = 1: The exposure time is: $129*clk_per(0.43*fot_length) + external\ exposure\ time$ Where external exposure time is the time between T_EXP1 and FRAME REQ.			

To calculate back from actual exposure time to the register value for internal exposure can use the following formula (exposure time and clk_per should have the same time unit):

$$Exp_time = \frac{exposure\ time}{129*clk_{per}} - 0.43*fot_length$$

For very short integration times, the fot_length should be lowered to 10 and the maximum clock speed should be used. In internal exposure mode, the shortest exposure time is limited by the exp_time register, when this is set to 1, the shortest exposure time is 25.8μ s, or 14.24μ s for fot_length = 10.

In external exposure mode, the time between T_EXP1 and FRAME_REQ can be as short as one clock cycle, reducing the shortest exposure time even more to $23.14\mu s$, or $11.58\mu s$ for fot_length = 10.



5.2 HIGH DYNAMIC RANGE MODES

The sensor has different ways to achieve high optical dynamic range in the grabbed image.

- Interleaved read-out: the odd and even rows have a different exposure time
- Piecewise linear response: pixels respond to light with a piecewise linear response curve.
- Multi-frame read-out: Different frames are read-out with increasing exposure time

All the HDR modes mentioned above can be used in both the internal and external exposure time mode.

5.2.1 INTERLEAVED READ-OUT

In this HDR mode, the odd and even rows of the image sensors will have a different exposure time. This mode can be enabled by setting the register in the table below.

HDR settings – interleaved read-out				
Register name Register address Default value Description of the value				
Exp_dual	41[1]	0	0: interleaved exposure mode disabled	
			1: interleaved exposure mode enabled	

The surrounding system can combine the image of the odd rows with the image of the even rows which results in a high dynamic range image. In this image very bright and very dark objects are made visible without clipping. The table below gives an overview of the registers involved in the interleaved read-out when the internal exposure mode is selected.

		HDR settings – ir	nterleaved read-out
Register name	Register address	Default value	Description of the value
Exp_time	42[7:0]	2048	If Exp dual = '1'
	43[7:0]		Defines the exposure time for the even rows according
	44[7:0]		following formula:
			$129*clk_per(0.43*fot_length+Exp_time)$
			Where clk_per is the period of the master input clock.
Exp_time2	56[7:0]	2048	If Exp_dual = '1'
	57[7:0]		Defines the exposure time for the odd rows according
	58[7:0]		following formula:
			129 * clk_per(0.43 * fot_length + Exp_time2) Where clk_per is the period of the master input clock
			Where clk_per is the period of the master input clock.

When the external exposure mode and interleaved read-out are selected, the different exposure times are achieved by using the T_EXP1 and T_EXP2 input pins. T_EXP1 defines the exposure time for the even lines, while T_EXP2 defines the exposure time for the odd lines. See Figure 34 for more details.




Figure 34: Interleaved read-out in external exposure mode

When a color sensor is used, the sequencer should be programmed to make sure it takes the Bayer pattern into account when doing interleaved read-out. This can be done by setting the appropriate register to '0'.

Color/mono				
Register name Register address Default value Description of the value				
mono	39[0]	1	0: color sensor is used	
			1: monochrome sensor is used	

5.2.2 PIECEWISE LINEAR RESPONSE

The CMV4000 has the possibility to achieve a high optical dynamic range by using a piecewise linear response. This feature will clip illuminated pixels which reach a programmable voltage, while leaving the darker pixels untouched. The clipping level can be adjusted 2 times within one exposure time to achieve a maximum of 3 slopes in the response curve. More details can be found in Figure 35.




Figure 35: Piecewise linear response details

The red lines represent a pixel on which a large amount of light is falling. The blue line represents a pixel on which less light is falling. The bright pixel is held to a programmable voltage for a programmable time during the exposure time, two times in a row. This makes sure that at the end of the exposure the pixel is not saturated. The darker pixel is not influenced and will have a normal response. The Vlow voltages and different exposure times are programmable in the register. Using this feature, a response as detailed in Figure 36 can be achieved. The placement of the kneepoints in X is controlled by the Vlow voltage, while the slope of the segments is controlled by the programmed exposure times.






Figure 36: Piecewise linear response

5.2.2.1 PIECEWISE LINEAR RESPONSE WITH INTERNAL EXPOSURE MODE

The following registers need to be programmed when a piecewise linear response in internal exposure mode is desired.

		HDR settings	– multiple slope
Register name	Register address	Default value	Description of the value
Exp_time	42[7:0]	2048	Defines the total exposure time according following
	43[7:0]		formula:
	44[7:0]		
			$129*clk_per(0.43*fot_length+Exp_time)$
			Where clk_per is the period of the master input clock.
Nr_slopes	54[1:0]	1	Defines the number of slopes (min=1, max=3).
Exp_kp1	48[7:0]	1	Defines the exposure time of kneepoint 1. Formula:
	49[7:0]		
	50[7:0]		$129*clk_per(0.43*fot_length + Exp_kp1)$
			Where clk_per is the period of the master input clock.
Exp_kp2	51[7:0]	1	Defines the exposure time of kneepoint 2. Formula:
	52[7:0]		
	53[7:0]		$129 * clk_per(0.43 * fot_length + Exp_kp2)$
			Where clk_per is the period of the master input clock.
Vlow3	90[6:0]	96	Defines the Vlow3 voltage (DAC setting).
			Bit [6] = enable
			Bit[5:0] = Vlow3 value
Vlow2	89[6:0]	96	Defines the Vlow2 voltage (DAC setting).
			Bit [6] = enable
			Bit[5:0] = Vlow2 value



5.2.2.2 PIECEWISE LINEAR RESPONSE WITH EXTERNAL EXPOSURE MODE

When external exposure time is used and a piecewise linear response is desired, the following registers should be programmed.

HDR settings – multiple slope					
Register name Register address Default value Description of the value					
Nr_slopes	54[1:0]	1	Defines the number of slopes (min=1, max=3).		
Vlow3	90[6:0]	96	Defines the Vlow3 voltage (DAC setting).		
Vlow2	89[6:0]	96	Defines the Vlow2 voltage (DAC setting).		

The timing that needs to be applied in this external exposure mode looks like the one below.




Figure 37: Piecewise linear response with external exposure time mode

Please note, that a combination of the piecewise linear response and interleaved read-out is not possible.

5.2.3 MULTI-FRAME READ-OUT

The sensor has the possibility to read-out multiple frames with increasing exposure time for each frame. The exposure time step and number of frames can be programmed using the appropriate registers. The frames grabbed in this mode, can be combined to create one high dynamic range image. This combination needs to be made by the receiving system.

The following registers should be used when this multi-frame read-out is selected. This mode only works with internal exposure time setting.

	HDR settings – multi-frame read-out					
Register name	Register address	Default value	Description of the value			
Exp_time	42[7:0]	2048	Defines the exposure time of the first frame in the			
	43[7:0]		sequence. Formula:			
	44[7:0]					
			$129*clk_per(0.43*fot_length + Exp_time)$			
			Where clk_per is the period of the master input clock.			
Exp_step	45[7:0]	0	Defines the step size for the increasing exposure times in			
	46[7:0]		multi-frame read-out. This value will be added to Exp_time			
	47[7:0]		per frame. So the exposure time for the nth frame is:			
			$129 * clk_per(0.43 * fot_length + Exp_time + (n - 1)$			
			* Exp_step)			
			Where clk per is the period of the master input clock and			
			n is the n th frame.			
Exp seq	55[7:0]	1	Defines the number of frames to be read-out in multi-			
	00[, 10]	-	frame mode (min = 1, max = 255).			
	1	1	2, 255).			



5.3 WINDOWING

To limit the amount of data or to increase the frame rate of the sensor, windowing in Y direction is possible. The number of lines and start address can be set in the register. The CMV4000 has the possibility to read-out multiple (max=8) predefined sub windows in one read-out cycle. The default mode is to read out one window with size 2048x2048.

5.3.1 SINGLE WINDOW

When a single window is read out, the start address and size can be programmed in the registers.

Windowing – single window					
Register name	Register address	Default value	Description of the value		
start1	3[7:0]	0	Defines the start address of the window in Y (min=0,		
	4[7:0]		max=2047)		
Number_lines	1[7:0]	2048	Defines the number of lines read-out by the sensor		
	2[7:0]		(min=1, max=2048)		




Figure 38: Single window settings

5.3.2 MULTIPLE WINDOWS

The CMV4000 can read out a maximum of 8 different sub windows in one read-out cycle. The location and length of these sub windows must be programmed in the correct registers. The total number of lines to be read-out (sum of all windows) needs to be specified in the Number_lines register. The registers which need to be programmed for the multiple windows can be found in the table below. The default values will result in one window with 2048 lines to be read out.

Windowing – multiple windows					
Register name	Register address	Default value	Description of the value		
Number_lines	1[7:0]	2048	Defines the total number of lines read-out by the sensor		
	2[7:0]		(min=1, max=2048)		
start1	3[7:0]	0	Defines the start address of the first window in Y		
	4[7:0]		(min=0, max=2047)		



CMV4000 v3 Datasheet

Windowing – multiple windows					
Register name	Register address	Default value	Description of the value		
Number_lines1	19[7:0]	0	Defines the number of rows of the first window		
	20[7:0]		(min=1, max=2048)		
start2	5[7:0]	0	Defines the start address of the second window in Y		
	6[7:0]		(min=0, max=2047)		
Number_lines2	21[7:0]	0	Defines the number of lines of the second window		
	22[7:0]		(min=1, max=2048)		
start3	7[7:0]	0	Defines the start address of the third window in Y		
	8[7:0]		(min=0, max=2047)		
Number_lines3	23[7:0]	0	Defines the number of lines of the third window		
	24[7:0]		(min=1, max=2048)		
start4	9[7:0]	0	Defines the start address of the fourth window in Y		
	10[7:0]		(min=0, max=2047)		
Number_lines4	25[7:0]	0	Defines the number of lines of the fourth window		
	26[7:0]		(min=1, max=2048)		
start5	11[7:0]	0	Defines the start address of the fifth window in Y		
	12[7:0]		(min=0, max=2047)		
Number_lines5	27[7:0]	0	Defines the number of lines of the fifth window		
	28[7:0]		(min=1, max=2048)		
start6	13[7:0]	0	Defines the start address of the sixth window in Y		
	14[7:0]		(min=0, max=2047)		
Number_lines6	29[7:0]	0	Defines the number of lines of the sixth window		
	30[7:0]		(min=1, max=2048)		
start7	15[7:0]	0	Defines the start address of the seventh window in Y		
	16[7:0]		(min=0, max=2047)		
Number_lines7	31[7:0]	0	Defines the number of lines of the seventh window		
	32[7:0]		(min=1, max=2048)		
start8	17[7:0]	0	Defines the start address of the eighth window in Y		
	18[7:0]		(min=0, max=2047)		
Number_lines8	33[7:0]	0	Defines the number of lines of the eighth window		
	34[7:0]		(min=1, max=2048)		




Figure 39: Example of 4 multiple frames read-out



5.4 IMAGE FLIPPING

The image coming out of the image sensor can be flipped in X (per channel) and/or Y direction. When no flipping is enabled, the pixel in the upper left corner of the screen - (pixel (0,0) - is read out first. When flipping in Y is enabled, the bottom left pixel (0,2047) is read out first instead of the top left pixel (0,0). When flipping in X is enabled, only the pixels within a channel are mirrored, not the channels themselves. Therefore, the first row to be read out is pixel (1023,0) to pixel (0,0) in channel 1 and pixel (2047,0) to pixel (1024,0) in channel 2.




Figure 40: Image flipping

The following registers are involved in image flipping:

Image flipping					
Register name	Register address	Default value	Description of the value		
Image_flipping	40[1:0]	0	0: No image flipping		
			1: Image flipping in X		
			2: Image flipping in Y		
			3: Image flipping in X and Y		



5.5 IMAGE SUBSAMPLING

To maintain the same field of view but reduce the amount of data coming out of the sensor, a subsampling mode is implemented on the chip. Different subsampling schemes can be programmed by setting the appropriate registers. These subsampling schemes can take into account whether a color or monochrome sensor is used to preserve the Bayer pattern information. The registers involved in subsampling are detailed below. A distinction is made between a simple and advanced mode (can be used for color devices). Subsampling can be enabled in every windowing mode.

5.5.1 SIMPLE SUBSAMPLING

Image subsampling - simple					
Register name	Register address	Default value	Description of the value		
Number_lines	1[7:0]	2048	Defines the total number of lines read-out by the sensor		
	2[7:0]		(min=1, max=2048)		
Sub_s	35[7:0]	0	Number of rows to skip (min=0, max=2046)		
	36[7:0]				
Sub_a	37[7:0]	0	Identical to Sub_s		
	38[7:0]				

Figure 41 gives two subsampling examples (skip 4x and skip 1x).




Figure 41: Subsampling examples (skip 4x and skip 1x)

5.5.2 ADVANCED SUBSAMPLING

When a color sensor is used, the subsampling scheme should take into account that a Bayer color filter is applied on the sensor. This Bayer pattern should be preserved when subsampling is used. This means that the number of rows to be skipped should always be a multiple of two. An advanced subsampling scheme can be programmed to achieve these requirements. Of course, this advanced subsampling scheme can also be programmed in a monochrome sensor. See the table of registers below for more details.

Image subsampling - advanced					
Register name Register address Default value Description of the value					
Number_lines	1[7:0]	2048	Defines the total number of lines read-out by the sensor		
	2[7:0]		(min=1, max=2048)		
Sub_s	35[7:0]	0	Should be '0' at all times		
	36[7:0]				
Sub_a	37[7:0]	0	Number of rows to skip, it should be an even number		
	38[7:0]		between (0 and 2046).		

Figure 42 gives two subsampling examples (skip 4x and skip 2x) in advanced mode.




Figure 42: Subsampling examples in advanced mode (skip 4x and skip2x)

5.6 NUMBER OF FRAMES

When internal exposure mode is selected, the number of frames sent by the sensor after a frame request can be programmed in the corresponding sequencer register.

Number of frames					
Register name	Description of the value				
Number_frames	70[7:0] 71[7:0]	1	Defines the number of frames grabbed and sent by the image sensor in internal exposure mode (min =1, max = 65535)		

5.7 OUTPUT MODE

The number of LVDS channels can be selected by programming the appropriate sequencer register. The pixel remapping scheme and the read-out timing for each mode can be found in Chapter 4 of this document.

Output mode					
Register name	Register address	Default value	Description of the value		
Output_mode	72[1:0]	0	0: 16 outputs		
			1: 8 outputs		
			2: 4 outputs		
			3: 2 outputs		

5.8 TRAINING PATTERN

As detailed in Chapter 4.6, a training pattern is sent over the LVDS data channels whenever no valid image data is sent. This training pattern can be programmed using the sequencer register.

Training pattern					
Register name	Register address	Default value	Description of the value		
Training_pattern	78[7:0]	85	The 12 LSBs of this 16 bit word are sent in 12-bit mode		
	79[3:0]		. In 10 bit mode the 10 LSBs are sent.		



5.9 INTERNAL PLL

5.9.1 ENABLE PLL

When using the internal PLL it is no longer required to input a high speed LVDS clock; the internal PLL will create it itself depending on the register settings and the master input clock. Default the internal PLL is used. You can bypass and disable the PLL with the following settings. Please note that when disabling the PLL, the LVDS clock input must be enabled for the sensor to operate and the LVDS receiver current must have a value greater than 0.

	Enable PLL					
Register name	Register address	Default value	Description of the value			
PII_enable	113[0]	1	0: disables the PLL, saving some power			
			1: enables the PLL			
PII_bypass	115[0]	0	0: Use the internal PLL			
			1: Bypass the internal PLL, use when disabling PLL			
LVDS clock input	82[2]	0	0: disables the LVDS clock input			
enable			1: enables the LVDS clock input, use when disabling PLL			
i_lvds_rec	74[3:0]	8	0: disables current for LVDS receiver			
			1-15: increases the current for the LVDS receiver, use			
			when disabling PLL			

5.9.2 DATA RATE

During start-up or after a sequencer reset, the data rate can be changed if a lower speed than 480Mbps is desired. This can be done by applying a lower master input clock (CLK_IN) to the sensor and uploading a new value in the PLL registers. See section 3.5 for more details on the input clock. See section 3.7 and 3.8 for details on how and when the data rate can be changed.

PLL range							
CLK_IN range [MHz]	PLL_range	PLL_OUT_FRE PLL_IN_FRE					
From – To	116[7]	116[6:4]	114[1:0]				
48 – 30	1	5	0				
30 – 20	0	1	0				
20 – 15	1	1	1				
15 – 10	0	2	1				
10 – 7.5	1	2	3				
7.5 – 5	0	0	3				

5.10 10-BIT OR 12-BIT MODE

The CMV4000 has the possibility to send 12 bits or 10 bits per pixel. The end user can select the desired resolution by programming the corresponding sequencer register. Always keep Bit_mode and ADC_Resolution in the same bit mode.

10-bit or 12-bit mode					
Register name	Register address	Default value	Description of the value		
Bit_mode	111[0]	1	0: 12 bits per pixel		
			1: 10 bits per pixel		
ADC_Resolution	112[1:0]	0	0: 10 bits per pixel		
			1: 11 bits per pixel		
			2: 12 bits per pixel		
PLL_load	117[7:0]	8	10 bit: set to 8		
			12 bit: set to 4		
PLL_div	116[3:0]	9	10 bit: set to 9		
			12 bit: set to 11		



5.11 POWER CONTROL

The power consumption of the CMV4000 can be decreased by disabling the LVDS data channels when they are not used (in 8, 4 or 2 outputs mode). The power will decrease with approximately 18mW per channel. So reducing the outputs from 16 to 4 will save you about 216mW or 33%. This is the main source for power saving. Other settings (such as bitrate, fps, temperature ...) will have very little to no effect on the total power consumption.

	10-bit or 12-bit mode					
Register name	Register address	Default value	Description of the value			
Channel_en	80[7:0]	All '1'	Bit 0-15 enable/disable the data output channels			
	81[7:0]		Bit 16 enables/disables the clock channel			
	82[2:0]		Bit 17 enables/disables the control channel			
			Bit 18 enables/disbales the LVDS clock input			
			0: disabled			
			1: enabled			

Decreasing the master clock frequency and thereby the LVDS clock frequency will also decrease power consumption albeit little. Decreasing the LVDS_CLK frequency from 480MHz to 128MHz will decrease power consumption with about 25mW. All power savings will happen on the VDD20 supply. Other settings or factors have little to no effect on the power consumption.

5.12 OFFSET AND GAIN

5.12.1 OFFSET

A digital offset can be applied to the output signal. This dark level offset can be programmed by setting the desired value in the sequencer register. The 14 bit register value is a 2-complement number, allowing us to have a positive and a negative offset (from 8191 to -8192). The ADC itself has a fixed offset of 70.

So the dark-level @ output = 70 + Offset (in 2's complement). For example register value 16323 (11 1111 1100 0011) equals -61 in 2's complement. The default dark-level is thus set at 70 -61 = 9 digital numbers.

	Offset							
Register name	Register address	Default	Description of the value					
		value						
Offset	100[7:0]	16323	Defines the dark	Defines the dark level offset applied to the output signal				
	101[5:0]		(min = 0, max = 1	6383).				
			The value is in 2's	s complement:				
			Decimal	Binary	2's Comp.			
			0	00 0000 0000 0000	0			
			1	00 0000 0000 0001	1			
			8191	01 1111 1111 1111	8191			
			8192	10 0000 0000 0000	-8192			
			8193	10 0000 0000 0001	-8191			
			16383	11 1111 1111 1111	-1			



5.12.2 GAIN

An analog gain and ADC gain can be applied to the output signal. The analog gain is applied by a PGA in every column. The digital gain is applied by the ADC.

	Gain							
Register name	Register address	Default value	Description of the value					
PGA_gain	102[1:0]	0	102[1:0]					
	121[0]		0: x1 gain					
			1: x1.2 gain					
			2: x1.4 gain					
			3: x1.6 gain					
			121[0]					
			0: gain is defined in 102[1:0]					
			1: gain in 102[1:0] is amplified by 2					
ADC_gain	103[7:0]	32	Defines the slope of the ADC ramp, a higher value					
			equals more gain.					

The ADC gain is dependent on the master clock. A slower clock signal means a higher ADC_gain register value for an actual ADC gain of 1x. Also at higher register values, the actual ADC gain will increase in bigger steps. So fine-tuning the ADC gain is easier at lower register values. Below you can find typical graphs regarding these settings.




Figure 43: Actual ADC gain vs. ADC register value [103]



5.13 BLACK REFERENCE COLUMNS

When the appropriate SPI register is set, the 16 first columns will be put to an electrical black reference. This electrical black reference can be used to reduce the row noise and/or track black level.

Black columns					
Register name	Register address	Default value	Description of the value		
Black_col_en	121[1]	0	0 : disable		
			1 : enable		

5.14 Horizontal line effect during exposure start

When the exposure of an image frame is started while a previous image frame is read out this action may become visible in the image frame currently read out. The effect is visible in the line addressed for read-out at the moment the exposure of the next image frame starts. Depending on the moment when the exposure starts within the line read-out time, this will result in a bright or dark offset for the addressed line. This horizontal line artifact is due to the cross-talk of the global transfer gate pulse on the column read-out.

This problem is solved by changing the sequencer timing. At the moment the global transfer is pulsed, a programmable number of dummy rows can be inserted in the read-out. This means that the transfer pulse crosstalk does not influence valid data rows.

The exact internal impact of the new timing depends on the read-out and exposure modes (PLR, internal or external exposure control...). Externally, the only impact is that the DVAL and LVAL outputs are not pulsed for a number of row periods. The external system should always monitor the DVAL, LVAL and FVAL pulses to know when valid pixels, lines and frames become available. Figure 44 shows the timing (in case of 2 dummy rows).




Figure 44: Timing of DVAL, LVAL and FVAL to avoid horizontal line artifact

By default, no dummy rows are inserted in the read-out. The dummy rows are enabled by loading the appropriate values to the register inte_sync and dummy.

Dummy rows														
Register name	Register name Register address Default value Description of the value													
Inte_sync	41[2]	0	Must be set to 1 if Dummy is not 0											
Dummy	118[7:0]	0	Sets the number of dummy rows											

Note that the register 'dummy' sets the number of dummy rows (one row corresponds to one LVAL pulse). In multiplex modes, there are several timing slots within a single row read-out. In case dual exposure is used, the dummy rows are generated for both transfer pulse toggles.



5.15 RECOMMENDED REGISTER SETTINGS

The following table gives an overview of the registers which have a required value which is different from their default start-up value. We strongly recommend to load these register settings after start-up and before grabbing an image.

Address	Name			Required Value						
41[2:0]	Inte_sync	Exp	4							
77[1:0]	Col_calib		ADC_	calib	0					
84[3:0]	I_col				4					
85[3:0]	I_col_prech				1					
86[3:0]	I_adc				14					
87[3:0}	I_amp				12					
88[6:0]	Vtf_l1				64					
91[6:0]	Vres_low				64					
94[6:0]	V_prech				101					
95[6:0]	V_ref				106					
102[1:0]	PGA				1					
118[7:0]	Dummy			1						
123[5:0]	V_blacksun				98					

5.15.1 Adjusting registers for optimal performance

Due to processing differences, the response and optical performance may differ slightly from sensor to sensor. To adjust this difference in response, the following registers should be tuned from sensor to sensor.

Address	Name	Required Value	Valid Range
103[7:0]	ADC_GAIN	See 5.12.2	0 - 63
98[6:0]	V_ramp1	109	102-115
99[6:0]	V_ramp2	109	102-115
100[7:0]	Offset	16323	0 – 16383
101[5:0]			

To optimize the sensor response and minimize noise, the following procedure should be followed for each sensor:

- 1. Start by programming all registers with the recommended values from the datasheet.
- 2. Take fully dark images with short exposure and calibrate the offset register so no pixel clips in black (< 0DN).
- 3. When column non-uniformities are observed in the dark image, a calibration of the V_ramp1 and V_ramp2 registers is necessary. These registers set the starting voltage of the ramp used by the column ramp ADC, so adjusting this value will improve column CDS (correlated double sampling) which will reduce the column FPN. Both values should be adjusted together and should always have the same value.
- 4. Now take images with light and normal exposure. If the image isn't saturated increase the light or the exposure time until all pixels reach a constant value. If not all pixels saturate at 1023 (meaning that the non-linear part of the pixel voltage is in the ADC input range), increase the ADC gain/range setting until they do. The PGA amplifier can also be used at this stage.
- 5. The dark offset level may have shifted when doing ADC calibration, so repeat step 2.
- 6. To compensate gain differences between sensors, choose a fixed light setting or exposure time at which the sensor shows a grey image about 50% of its swing (512 at 10bit). Now tweak the ADC setting per sensor so that all sensors will have the same average grey value of about 512. This way all sensors will behave about the same to the same amount of light.



6 REGISTER OVERVIEW

The table below gives an overview of all the sensor registers. The registers with the remark "Do not change" should not be changed unless advised in Chapter 5.

		Register overview										
Address	Default	Value bit[7] bit[6] bit[5] bit[4] bit[3] bit[2] bit[1] bit[0]	Remark									
0	0		Do not change									
1	0	Number_lines[7:0]										
2	8	Number lines [15:8]										
3	0	Start1[7:0]										
4	0	Start1[15:8]										
5	0	Start2[7:0]										
6	0	Start2[15:8]										
7	0	Start3[7:0]										
8	0	Start3[15:8]										
9	0	Start4[7:0]										
10	0	Start4[15:8]										
11	0	Start5[7:0]										
12	0	Start5[15:8]										
13	0	Start6[7:0]										
14	0	Start6[15:8]										
15	0	Start7[7:0]										
16	0	Start7[15:8]										
17	0	Start8[7:0]										
18	0	Start8[15:8]										
19	0	Number_lines1[7:0]										
20	0	Number_lines1[15:8]										
21	0	Number_lines2[7:0]										
22	0	Number_lines2[15:8]										
23	0	Number_lines3[7:0]										
24	0	Number_lines3[15:8]										
25	0	Number lines4[7:0]										
26	0	Number_lines4[15:8]										
27	0	Number_lines5[7:0]										
28	0	Number_lines5[15:8]										
29	0	Number_lines6[7:0]										
30	0	Number_lines6[15:8]										
31	0	Number_lines7[7:0]										
32	0	Number_lines7[15:8]										
33	0	Number_lines8[7:0]										
34	0	Number_lines8[15:8]										
35	0	Sub_s[7:0]										
36	0	Sub_s[15:8]										
37	0	Sub_a[7:0]										
38	0	Sub_a[15:8]										
39	1	mono										
40	0	Image_flipping [1:0]										
41	0	Inte_ Exp_ Exp_ sync dual ext	Set to 4									
42	0	Exp_time[7:0]										
43	8	Exp_time[15:8]										
44	0	Exp_time[23:16]										



			Register o	overview								
Address	Default		Va					Remark				
		bit[7] bit[6] bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]					
45	0		Exp_st									
46	0		Exp_ste									
47	0											
48	1											
49	0											
50	0		Exp_kp1									
51	1		Exp_kp									
52	0		Exp_kp									
53	0		Exp_kp2	2[23:16] 		Nie ele	[4 . 0]					
54	1		F	[7.0]		Nr_siop	pes[1:0]					
55	1		Exp_se									
56	0		Exp_tim									
57	8		Exp_tim									
58	0		Exp_time									
59	0		Exp_ste									
60	0		Exp_ste									
61 62	0		Exp_step	02[23:16]				Da natahanas				
	1							Do not change				
63	0							Do not change				
64	0							Do not change				
65	1							Do not change				
66	0							Do not change				
67	0			Do not change								
68 69	1			Do not change								
70	1											
70	0		Number_fr Number_fr									
/1	U		Tullibei_II		'J	Output	mode					
72	0						:_IIIOUE :0]					
							.0]	Can be lowered				
73	20		fot_len	oth[7·∩]				to 10, see				
/5	20		101_1011	501[7.0]				Chapter 5.1				
74	8				i_lvds_r	.ec[3:0]		Chapter 3.1				
75	8					55[5.5]		Do not change				
76	8							Do not change				
						Col_	ADC_					
77	3					calib	calib	Set to 0				
78	85		Training_p	attern[7:0]		I					
79	0				raining pa	ttern [11:8	3]					
80	255		Channel				-					
81	255		Channel									
					C	hannel_e	n					
82	3					[18:16]						
								Can be lowered				
83	8				i_lvds	[3:0]		to 4 for meeting				
					<u> </u>			EMC standards				
84	8				I_col	[3:0]		Set to 4				
85	8				I_col_pr			Set to 1				
86	8							Set to 14				
87	8				I_amp	[3:0]		Set to 12				
88	96		1	Vtf_l1[6:0]				Set to 64				
89	96			vlow2[6:0]								
90	96			vlow3[6:0]								



CMV4000	v3 Datasheet
	image sensors
SCIV	10212

					Register	overview							
						lue							
Address	Default	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]	Remark			
91	96					res_low[6:				Set to 64			
92	96									Do not change			
93	96									Do not change			
94	96			Set to 101									
95	96					V_ref[6:0]				Set to 106			
96	96									Do not change			
97	96		Do not change										
98	96				V	ramp1[6:0)]			See 5.15.1			
99	96				V	/ramp2[6:0)]			See 5.15.1			
100	195				Offse	t[7:0]				See 5.15.1			
101	63					Offset	[13:8]			See 5.15.1			
102	0		Set to 1										
103	32		See 5.15.1										
104	8		Do not change										
105	8									Do not change			
106	8		Do not change										
107	8		Do not change										
108	0												
109	1												
110	0		Do not change										
111	1						Bit_ mode						
112	0								solution :0]				
113	1								pll_ enable				
114	0						FRE[1:0]						
114													
115	0								pll_ bypass				
116	217	PLL_ range	PLL_	OUT_FRE			PLL_d	iv[3:0]					
117	8					ad[7:0]							
118	0				Dumn	ny[7:0]				Set to 1			
119	0									Do not change			
120	0		Do not change										
121	0												
122	0		Do not change										
123	64		Set to 98										
124	0		Do not change										
125	67		Do not change										
126	0					o[7:0]							
127	0				Temp	[15:8]							

Register 125 can be used to verify which sensor is used:

Reg 125 value	Sensor type
32	CMV2000 v2
35	CMV2000 v3
64	CMV4000 v2
67	CMV4000 v3



7 Mechanical specifications

7.1 PACKAGE DRAWINGS

7.1.1 95 PINS μ PGA AND LGA

All dimensions are in millimeter. The LGA package (SMD) is identical to the μ PGA but without the through-hole pins.




Figure 45: µPGA package drawing



7.1.2 92 PINS LCC

All dimensions are in millimeter.





Figure 46: LCC package drawing





7.2 ASSEMBLY DRAWINGS

7.2.1 95 PINS μ PGA AND LGA

All dimensions are in millimeter.








Rotation of die ref. outside of package: $\pm\,0.5^\circ$ Tilt of die ref. die attach area: $\pm\,0.2^\circ$


Figure 47: PGA assembly drawing




7.2.2 92 PINS LCC

All dimensions are in millimeter.







Rotation of die ref. outside of package: $\pm 0.5^{\circ}$ Tilt of die ref. die attach area: $\pm 0.2^{\circ}$

Figure 48: LCC assembly drawing

7.3 COVER GLASS

The cover glass of the CMV4000 is plain D263 glass with a transmittance as shown in Figure 49. Refraction index of the glass is 1.52.

When a color sensor is used an IR-cutoff filter should be placed in the optical path of the sensor.




Figure 49: Transmittance curve of D263 cover glass

7.4 COLOR FILTERS

When a color version of the CMV4000 is used, the color filters are applied in a Bayer pattern. The color version of the CMV4000 always has microlenses. The typical spectral response of the CMV with color filters and D263 cover glass can be found below. The use of an IR cut-off filter in the optical path of the CMV4000 image sensor is necessary to obtain good color separation when using light with an NIR component.




Figure 50: Typical spectral response of CMV4000 with RGB color filters and D263 cover glass



An RGB Bayer pattern is used on the CMV4000 image sensor. The order of the RGB filter can be found in the drawing below. With Y-flipping off (reg40 = 0), pixel (0,0) at the top left is read out first and has a red filter. When Y-flipping is on, pixel (0,2047) is read out first and has a green filter. For X-flipping the address of the first read pixel depends on the output channels used.




Figure 51: RGB Bayer pattern order



8 RESPONSE CURVE

Below you can see a typical response curve of integration time (or light input) versus the average output value of the sensor.




Figure 52: Typical response curve



9 SPECTRAL RESPONSE

9.1 5µM EPI DEVICES

The typical spectral response of a monochrome CMV4000 with microlenses can be found below.




Figure 53: Typical spectral response

9.2 12µM EPI DEVICES

A variation from the standard CMV4000 image sensors is processed on 12 μ m epi (E12) Si wafers. The thicker epi-layer wafer starting material increases significantly the QE for wavelengths above 600 nm. Around 900 nm the QE is about doubled and increases from 8% to 16%.




Figure 54: Response of E12 devices vs normal devices



10 ANGULAR RESPONSE

The typical angular response for a CMV4000 sensor can be seen in the chart below. The data includes the horizontal and vertical angles.




Figure 55: Horizontal and vertical angular response



11 PINNING

Pins that are marked optional are not strictly required for sensor operation, they are test pins or pins that are only required for using a certain feature. When these pins are not used, they can be left floating. When the sensor is configured for multiplexing and not all 16 LVDS channels are used for read-out, the unused output channels can also be left floating. Analog and digital ground can be tied together.

11.1 PIN LIST

The pin list of the CMV4000 can be found below for the μ PGA and LCC packages. The pin list for the LGA package is the same as for the μ PGA package.

μPGA	LCC	Pin name	Description	Туре
G7	60	Tana	Test pin for analog signals (optional)	Analog output
D12	42	REF_ADC	Reference for ADC testing (decouple with 100nF to ground)	Bias
E10	41	SG_ADC	Signal for ADC testing (decouple with 100nF to ground)	Bias
E11	40	Vramp1	Start voltage first ramp (decouple with 100nF to ground)	Bias
E12	39	Vramp2	Start voltage second ramp (decouple with 100nF to ground)	Bias
F6	62	Vpch_H	Precharge high voltage (decouple with 100nF to ground)	Bias
H8	57	Vres_L	Reset low voltage (decouple with 100nF to ground)	Bias
F8	54	Vtf_l2	Transfer low voltage 2 (decouple with 100nF to ground)	Bias
H9	53	Vtf_l3	Transfer low voltage 3 (decouple with 100nF to ground)	Bias
D11	43	VREF	Reference for column amps (decouple with 100nF to ground)	Bias
F9	51	Col_load	Decouple with 100nF to ground	Bias
G 9	52	Col_amp	Decouple with 100nF to ground	Bias
G6	63	CMD_N	Decouple with 100nF to ground	Bias
G11	45	Vbgap	Decouple with 100nF to ground	Bias
H10	50	COL PC	Decouple with 100nF to ground	Bias
H11	44	LVDS	Decouple with 100nF to ground	Bias
G5	66	CMD P	Decouple with 100nF to VDD33	Bias
F5	65	CMD_P_INV	Decouple with 100nF to VDD33	Bias
F10	48	ramp	Decouple with 100nF to VDD33	Bias
G10	49	ADC	Decouple with 100nF to VDD33	Bias
G8	55	Vtf_l1	Transfer low voltage 1 (connect to ground)	Bias
H5	67	SYS_RES_N	Input pin for sequencer reset	Digital input
E1	80	CLK_IN	Master input clock	Digital input
F2	76	FRAME_REQ	Frame request pin	Digital input
G3	72	T_EXP2	Input pin for external exposure mode (optional)	Digital input
Н3	75	T_EXP1	Input pin for external exposure mode (optional)	Digital input
G4	69	SPI_EN	SPI enable input pin	Digital input
H4	70	SPI_CLK	SPI clock input pin	Digital input
F3	71	SPI_IN	SPI data input pin	Digital input
F4	68	SPI_OUT	SPI data output pin	Digital output
G2	N.E.	TDIG2	Test pin for digital signals (optional)	Digital output
H2	77	TDIG1	Test pin for digital signals (optional)	Digital output
A6	8	GND	Ground pin	Ground
A12	22	GND	Ground pin	Ground
C1	28	GND	Ground pin	Ground
C6	38	GND	Ground pin	Ground
C12	47	GND	Ground pin	Ground
E3	56	GND	Ground pin	Ground
E5	64	GND	Ground pin	Ground
E9	73	GND	Ground pin	Ground
F1	81	GND	Ground pin	Ground
F12	87	GND	Ground pin	Ground



CMV4000 v3 Datasheet

μPGA	LCC	Pin name	Description	Туре
H7	92	GND	Ground pin	Ground
D1	79	LVDS_CLK_P	LVDS positive input clock	LVDS input
D2	78	LVDS_CLK_N	LVDS negative input clock	LVDS input
B11	25	OUTCLK_N	LVDS negative clock output channel	LVDS output
B12	26	OUTCLK_P	LVDS positive clock output channel	LVDS output
B1	2	OUTCTR_N	LVDS negative control output channel	LVDS output
B2	3	OUTCTR P	LVDS positive control output channel	LVDS output
C2	4	OUT1 N	LVDS negative data output channel 1	LVDS output
С3	5	OUT1 P	LVDS positive data output channel 1	LVDS output
A2	6	OUT2 N	LVDS negative data output channel 2	LVDS output
A3	7	OUT2_P	LVDS positive data output channel 2	LVDS output
D3	91	OUT3_N	LVDS negative data output channel 3	LVDS output
D4	90	OUT3 P	LVDS positive data output channel 3	LVDS output
В3	89	OUT4 N	LVDS negative data output channel 4	LVDS output
B4	88	OUT4 P	LVDS positive data output channel 4	LVDS output
A4	10	OUT5 N	LVDS negative data output channel 5	LVDS output
A5	11	OUT5 P	LVDS positive data output channel 5	LVDS output
C4	86	OUT6_N	LVDS negative data output channel 6	LVDS output
C5	85	OUT6_P	LVDS positive data output channel 6	LVDS output
B5	12	OUT7 N	LVDS negative data output channel 7	LVDS output
В6	13	OUT7 P	LVDS positive data output channel 7	LVDS output
D5	83	OUT8 N	LVDS negative data output channel 8	LVDS output
D6	82	OUT8_P	LVDS positive data output channel 8	LVDS output
D7	36	OUT9 N	LVDS negative data output channel 9	LVDS output
D8	35	OUT9 P	LVDS positive data output channel 9	LVDS output
B7	15	OUT10 N	LVDS negative data output channel 10	LVDS output
В8	16	OUT10 P	LVDS positive data output channel 10	LVDS output
C8	17	OUT11_N	LVDS negative data output channel 11	LVDS output
C9	18	OUT11_P	LVDS positive data output channel 11	LVDS output
A8	34	OUT12_N	LVDS negative data output channel 12	LVDS output
A9	33	OUT12_P	LVDS positive data output channel 12	LVDS output
В9	19	OUT13_N	LVDS negative data output channel 13	LVDS output
B10	20	OUT13_P	LVDS positive data output channel 13	LVDS output
D9	32	OUT14_N	LVDS negative data output channel 14	LVDS output
D10	31	OUT14_P	LVDS positive data output channel 14	LVDS output
A10	30	OUT15_N	LVDS negative data output channel 15	LVDS output
A11	29	OUT15_P	LVDS positive data output channel 15	LVDS output
C10	23	OUT16_N	LVDS negative data output channel 16	LVDS output
C11	24	OUT16_P	LVDS positive data output channel 16	LVDS output
A7	9	VDD20	2.1V supply	Supply
C7	21	VDD20	2.1V supply	Supply
E4	37	VDD20	2.1V supply	Supply
E7	59	VDD20	2.1V supply	Supply
E8	84	VDD20	2.1V supply	Supply
E6	14	VDDPIX	3.0V supply	Supply
G1	46	VDDPIX	3.0V supply	Supply
G12	74	VDDPIX	3.0V supply	Supply
F7	58	Vres_H	3.3V supply	Supply
E2	1	VDD33	3.3V supply	Supply
H1	27	VDD33	3.3V supply	Supply
H6	61	VDD33	3.3V supply	Supply
F11	N.E.	DIO1	Diode 1 for test (not connected)	Test
H12	N.E.	DIO2	Diode 2 for test (not connected)	Test

N.E: Not equipped



$11.2~\mu PGA$ and LGA PIN Layout

This is the pin layout as seen from the top.

н	VDD33	TDIG1	T_EXP1	SPI_CLK	SYS_ RES_N	VDD33	GND	Vres_L	Vtf_l3	COL_PC	LVDS	DIO2
G	VDDPIX	TDIG2	T_EXP2	SPI_EN	CMD_P	CMD_N	Tana	Vtf_l1	Col_amp	ADC	Vbgap	VDDPIX
F	GND	FRAME_ REQ	SPI_IN	SPI_OUT	CMD_P_ INV	· Vpch_H Vres_H Vtf_l2 (Col_load Ramp		DIO1	GND	
Ε	CLK_IN	VDD33	GND	VDD20	GND	VDDPIX	VDD20	VDD20	GND	SG_ADC	Vramp1	Vramp2
D	LVDS_ CLK_P	LVDS_ CLK_N	OUT3_N	OUT3_P	OUT8_N	OUT8_P	OUT9_N	OUT9_P	OUT14_N	OUT14_P	VREF	REF_ADC
С	GND	OUT1_N	OUT1_P	OUT6_N	OUT6_P	GND	VDD20	OUT11_N	OUT11_P	OUT16_N	OUT16_P	GND
В	OUT CTR_N	OUT CTR_P	OUT4_N	OUT4_P	OUT7_N	OUT7_P	OUT10_N	OUT10_P	OUT13_N	OUT13_P	OUT CLK_N	OUT CLK_P
Α		OUT2_N	OUT2_P	OUT5_N	OUT5_P	GND	VDD20	OUT12_N	OUT12_P	OUT15_N	OUT15_P	GND
	1	2	3	4	5	6	7	8	9	10	11	12

Figure 56: μPGA and LGA pin layout

11.3 LCC PIN LAYOUT

This is the pin layout as seen from the top.

		GND	Ramp	ADC	COL_PC	Col_load	Col_amp	Vtf_13	Vtf_12	Vtf_l1	GND	Vres_L	Vres_H	VDD20	Tana	VDD33	Vpc_H	CMD_N	GND	CMD_P_INV	CMD_P	SYS_RES_N	SPI_OUT	SPI_EN	SPI_CLK	SPI_IN	T_EXP2	GND			
		47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	<u></u>		
VDDPIX	46																												74	VDDI	
Vbgap	45																												75	T_EX	P1
LVDS	44																												76	FRAME	_REQ
VREF	43																												77	TDIC	61
REF_ADC	42																													LVDS_C	
SG_ADC	41																													LVDS_C	
Vramp1	40																												80	CLK_	
Vramp2	39																												81	GN	
GND	38																												82	OUTS	
VDD20	37																												83	OUTS	
OUT9_N	36																												84	VDD	
OUT9_P	35																												85	OUT	
OUT12_N	34																												86	OUT	
OUT12_P	33																												87	GN	
OUT14_N	32																												88	OUT4	
OUT14_P	31																												89	OUT4	
OUT15_N	30																												90	OUT	
OUT15_P	29																												91	OUT3	
GND	28																												92	GN	D
		27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1			
			۵.	z		_				_		_		_												Д.	z		l		
		33		ᅺ	<u> 9</u>	9	Ω	20	3_Р	3_	1	1_1	9	0	PIX	7_P	Z	5_P		20	D	2_P	Z	1_P	Z	R	-R_	33			
		VDD33	OUTCLK	OUTCLK_N	OUT16_P	OUT16_N	GND	VDD20	OUT13_	OUT13_N	OUT11_P	OUT11_N	OUT10_P	OUT10_N	VDDPIX	OUT7_P	OUT7_N	OUT5_P	OUT5_N	VDD20	GND	OUT2_P	OUT2_N	OUT1_P	OUT1_N	OUTCTR_P	OUTCTR_N	VDD33			
		>	0	00	ŏ	6		>	ŏ	5	ŏ	б	ŏ	5	>	0	ō	0	ō	>		0	ō	0	ō	00	00	>	l		
																													i		



12 SPECIFICATION OVERVIEW

Effective pixels 2048 x 2048	Specification	Value	Comment		
Optical format		2048 x 2048	- Common		
Full well charge 13.5 Ke Pinned photodiode pixel Conversion gain 0.075 LSB/e 10 bit mode, unity gain Sc V/lux.5 With microlenses @ 550nm	Pixel pitch	5.5 x 5.5 μm ²			
Conversion gain 0.075 LSB/e* 10 bit mode, unity gain 0.27 k/W Femporal noise 13 e* Pipelined global shutter (GS) with correlated double sampling (CDS). Read noise CDS, Read noi	Optical format	1"			
Sensitivity S.56 V/INC.S 0.27 A/W 0.2	Full well charge	13.5 Ke ⁻	Pinned photodiode pixel		
Care A/W Pipelined global shutter (GS) with correlated double sampling (cDS). Read noise (cDS). Re	Conversion gain	0.075 LSB/e ⁻			
Temporal noise (analog domain)	Sensitivity	5.56 V/lux.s	With microlenses @ 550nm		
CDS). Read noise CDS). Read noise		0.27 A/W			
Dynamic range Fixed type Global shutter pixel Allows fixed pattern noise correction and reset (kTC) noise canceling through correlated double sampling.	Temporal noise	13 e ⁻	Pipelined global shutter (GS) with correlated double sampling		
Pixel type Global shutter pixel Allows fixed pattern noise correction and reset (kTC) noise canceling through correlated double sampling.	(analog domain)		(CDS). Read noise		
Shutter type Pipelined global shutter Exposure of next image during read-out of the previous image. Parasitic light sensitivity < 1/50 000 -	Dynamic range	60 dB			
Image. Image. Image. Image.	Pixel type	Global shutter pixel			
Shutter efficiency	Shutter type	Pipelined global shutter	1 -		
Color filters Optional Micro lenses RGB Bayer pattern Micro lenses Yes FIII Factor 42% w/o micro lens QE * FF 60% @ 550 nm with micro lenses. Dark current signal 125 e'/s @ 25°C die temperature. The dark current doubles with every 6.5°C increase DSNU 3 LSB/s 10 bit mode Fixed pattern noise <1 LSB RMS	Parasitic light sensitivity	<1/50 000			
Color filters Optional Micro lenses RGB Bayer pattern Micro lenses Yes FIII Factor 42% w/o micro lens QE * FF 60% @ 550 nm with micro lenses. Dark current signal 125 e'/s @ 25°C die temperature. The dark current doubles with every 6.5°C increase DSNU 3 LSB/s 10 bit mode Fixed pattern noise <1 LSB RMS	Shutter efficiency	>99.998%			
Micro lenses Yes	· ·	Optional	RGB Bayer pattern		
QE * FF 60% @ 550 nm with micro lenses.	Micro lenses	-	, .		
Dark current signal 125 e'/s @ 25°C die temperature. The dark current doubles with every 6.5°C increase 10 bit mode	Fill Factor	42%	w/o micro lens		
DSNU 3 LSB/s 10 bit mode Fixed pattern noise <1 LSB RMS <0.1% of full swing, 10 bit mode PRNU <1% RMS of signal LVDS Output channel 16 Each data output running @ 480 Mbit/s. 8, 4 and 2 outputs selectable at reduced frame rate Frame rate 180 frames/s Using a 10bit/pixel and 480 Mbit/s LVDS. Higher frame rate possible in row windowing mode. Timing generation On-chip Possibility to control exposure time through external pin. PGA Yes 4 analog gain settings Programmable Sensor parameters Window coordinates, Timing parameters, Gain & offset, Exposure time, flipped read-out in X and Y direction Supported HDR modes Interleaved integration times (double rows for color) have a different exposure to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals LVDS = 1.8V Dig. 1/O = 3.3V Supply voltages 2.0V LVDS, ADC Pixel array supply	QE * FF	60%	@ 550 nm with micro lenses.		
DSNU 3 LSB/s 10 bit mode	Dark current signal	125 e ⁻ /s	@ 25°C die temperature. The dark current doubles with every		
Fixed pattern noise			6.5°C increase		
PRNU	DSNU	3 LSB/s	10 bit mode		
LVDS Output channel If Bach data output running @ 480 Mbit/s. 8, 4 and 2 outputs selectable at reduced frame rate Is of frames/s Using a 10bit/pixel and 480 Mbit/s LVDS. Higher frame rate possible in row windowing mode. Timing generation On-chip Possibility to control exposure time through external pin. PGA Yes 4 analog gain settings Programmable Registers Window coordinates, Timing parameters, Gain & offset, Exposure time, flipped read-out in X and Y direction Supported HDR modes Multi-frame read-out with different exposure time Interleaved integration times Interleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels UVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V Pixel array supply	Fixed pattern noise	<1 LSB RMS	<0.1% of full swing, 10 bit mode		
Frame rate 180 frames/s Using a 10bit/pixel and 480 Mbit/s LVDS. Higher frame rate possible in row windowing mode. Timing generation On-chip Possibility to control exposure time through external pin. PGA Yes 4 analog gain settings Programmable Registers Sensor parameters Window coordinates, Timing parameters, Gain & offset, Exposure time, flipped read-out in X and Y direction Supported HDR modes Multi-frame read-out with different exposure time. The final image is a combination (externally) of these frames. Interleaved integration times Interleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels UVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V Pixel array supply	PRNU	< 1% RMS of signal			
Frame rate 180 frames/s Using a 10bit/pixel and 480 Mbit/s LVDS. Higher frame rate possible in row windowing mode. Timing generation On-chip Possibility to control exposure time through external pin. PGA Yes 4 analog gain settings Programmable Registers Supported HDR modes Multi-frame read-out with different exposure time Window coordinates, Timing parameters, Gain & offset, Exposure time, flipped read-out in X and Y direction Successive frames are read out with increasing exposure times. The final image is a combination (externally) of these frames. Interleaved integration times Interleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels I/O serial output data + synchronization signals LVDS, ADC Dig. I/O = 3.3V Supply voltages 2.0V J.OV J.OV Pixel array supply	LVDS Output channel	16	Each data output running @ 480 Mbit/s.		
Higher frame rate possible in row windowing mode. Timing generation On-chip Possibility to control exposure time through external pin. PGA Yes 4 analog gain settings Programmable Registers Window coordinates, Timing parameters, Gain & offset, Exposure time, flipped read-out in X and Y direction Supported HDR modes Wilti-frame read-out with different exposure time with different exposure time. The final image is a combination (externally) of these frames. Interleaved integration times (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response Response curve with two knee points. Piecewise linear response Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V LVDS, ADC Pixel array supply			8, 4 and 2 outputs selectable at reduced frame rate		
Timing generation On-chip Possibility to control exposure time through external pin. PGA Yes 4 analog gain settings Programmable Registers Supported HDR modes Unit of times Interleaved integration times Interleaved integration times ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels Ives 4 analog gain settings Window coordinates, Timing parameters, Gain & offset, Exposure time, flipped read-out in X and Y direction Successive frames are read out with increasing exposure times. The final image is a combination (externally) of these frames. Interleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels I/O logic levels I/O serial output data + synchronization signals LVDS = 1.8V Dig. I/O = 3.3V LVDS, ADC Pixel array supply	Frame rate	180 frames/s	Using a 10bit/pixel and 480 Mbit/s LVDS.		
PGA Yes 4 analog gain settings Programmable Registers Sensor parameters Window coordinates, Timing parameters, Gain & offset, Exposure time, flipped read-out in X and Y direction Supported HDR modes With different exposure time Interleaved integration times Interleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response Response curve with two knee points. ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V LVDS, ADC Pixel array supply			Higher frame rate possible in row windowing mode.		
Programmable Registers Supported HDR modes Multi-frame read-out with different exposure time Window coordinates, Timing parameters, Gain & offset, Exposure time, flipped read-out in X and Y direction Successive frames are read out with increasing exposure times. The final image is a combination (externally) of these frames. Interleaved integration times Interleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply	Timing generation	On-chip	, , , , , , , , , , , , , , , , , , , ,		
RegistersExposure time, flipped read-out in X and Y directionSupported HDR modesMulti-frame read-out with different exposure timeSuccessive frames are read out with increasing exposure times. The final image is a combination (externally) of these frames.Interleaved integration timesInterleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation).ADC10 bit/12bitColumn ADCInterfaceLVDSSerial output data + synchronization signalsI/O logic levelsLVDS = 1.8V Dig. I/O = 3.3VSupply voltages2.0V J.OV Supply voltagesLVDS, ADC Pixel array supply		Yes			
Supported HDR modes Multi-frame read-out with different exposure times. The final image is a combination (externally) of these frames. Interleaved integration times Interleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply		Sensor parameters			
with different exposure times. The final image is a combination (externally) of these frames. Interleaved integration times Interleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply					
time frames. Interleaved integration times (double rows for color) have a different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response Response curve with two knee points. ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V LVDS, ADC Pixel array supply	Supported HDR modes				
Interleaved integration times Interleaved exposure times for different rows: Odd rows (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply					
times (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response curve with two knee points. ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply		time	frames.		
times (double rows for color) have a different exposure compared to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response curve with two knee points. ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply					
to even rows (double rows for color). Final image is a combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply		_	·		
combination of the two (through interpolation). Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply		times			
Piecewise linear response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply			_		
response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply			combination of the two (through interpolation).		
response ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply		Piecewise linear	Response curve with two knee points		
ADC 10 bit/12bit Column ADC Interface LVDS Serial output data + synchronization signals I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply			Response curve with two knee points.		
Interface LVDS Serial output data + synchronization signals LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply	ADC	i	Column ADC		
I/O logic levels LVDS = 1.8V Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply		•			
Dig. I/O = 3.3V Supply voltages 2.0V 3.0V LVDS, ADC Pixel array supply			5,		
Supply voltages 2.0V LVDS, ADC 3.0V Pixel array supply	, = 15615 151515				
3.0V Pixel array supply	Supply voltages	_	LVDS. ADC		
, , , ,	-				
J.J v		3.3V	Dig. I/O, SPI, PGA		



CMV4000 v3 Datasheet

Specification	Value	Comment				
Clock inputs	CLK_IN	Between 5 and 48MHz				
	LVDS_CLK_N/P	Between 50 and 480MHz, LVDS				
	SPI_CLK	Max. 48MHz				
Power	550mW to 1200mW	Actual wattage is dependent on the used configuration				
Package	Custom ceramic	μPGA (95 pins)				
	package	LGA (95 pins)				
		LCC (92 pins)				
Operating range	-30°C to +70°C	Dark current and noise performance will degrade at higher				
		temperature				
Cover glass	D263	Plain glass, no IR cut-off filter on color devices				
ESD	Class 1A HBM					
	Class 4C CDM					
RoHS	Compliant					



13 ORDERING INFO

Part Number	Epi Thickness	Chroma	Microlens	Package	Glass
CMV4000-3E5M1PP	5μm	Mono	Yes	Ceramic 95p μPGA	Plain
CMV4000-3E5M1LP	5μm	Mono	Yes	Ceramic 95p LGA	Plain
CMV4000-3E5M1CP	5μm	Mono	Yes	Ceramic 92p LCC	Plain
CMV4000-3E5C1PP	5μm	RGB Bayer	Yes	Ceramic 95p μPGA	Plain
CMV4000-3E5C1LP	5μm	RGB Bayer	Yes	Ceramic 95p LGA	Plain
CMV4000-3E5C1CP	5μm	RGB Bayer	Yes	Ceramic 92p LCC	Plain
CMV4000-3E12M1PP	12μm	Mono	Yes	Ceramic 95p μPGA	Plain
CMV4000-3E12M1LP	12μm	Mono	Yes	Ceramic 95p LGA	Plain
CMV4000-3E12M1CP	12μm	Mono	Yes	Ceramic 92p LCC	Plain

On request the package and cover glass can be customized. For options, pricing and delivery time please contact info@cmosis.com



14 HANDLING AND SOLDERING PROCEDURE

14.1 SOLDERING

14.1.1 MANUAL SOLDERING

Use partial heating method and use a soldering iron with temperature control. The soldering iron tip temperature is not to exceed 350°C with 270°C maximum pin temperature, 2 seconds maximum duration per pin. Avoid global heating of the ceramic package during soldering. Failure to do so may alter device performance and reliability.

14.1.2 WAVE SOLDERING

Wave soldering is possible but not recommended. Solder dipping can cause damage to the glass and harm the imaging capability of the device. See Figure 58 for the wave soldering profile.




Figure 58: Wave solder profile

14.1.3 REFLOW SOLDERING

Figure 59 shows the maximum recommended thermal profile for a reflow soldering system. If the temperature/time profile exceeds these recommendations, damage to the image sensor can occur.




Figure 59: Reflow solder profile

14.1.4 SOLDERING RECOMMENDATIONS

Image sensors with filter arrays (CFA) and micro-lens are especially sensitive to high temperatures. Prolonged heating at elevated temperatures may result in deterioration of the performance of the sensor. Best solution will be flow soldering or manual soldering of a socket (through hole or BGA) and plug in the sensor at latest stage of the assembly/test process. The BGA solution allows more flexibility for the routing of the camera PCB.

14.2 HANDLING IMAGE SENSORS

14.2.1 ESD

The following are the recommended minimum ESD requirements when handling image sensors.

- 1. Ground workspace (tables, floors...)
- 2. Ground handling personnel (wrist straps, special footwear...)
- 3. Minimize static charging (control humidity, use ionized air, wear gloves...)

14.2.2 GLASS CLEANING

When cleaning of the cover glass is needed we recommend the following two methods.

- 1. Blowing off the particles with ionized nitrogen
- 2. Wipe clean using IPA (isopropyl alcohol) and ESD protective wipes.

14.2.3 IMAGE SENSOR STORING

Image sensors should be stored under the following conditions

- 1. Dust free
- 2. Temperature 20°C to 40°C
- 3. Humidity between 30% and 60%.
- 4. Avoid radiation, electromagnetic fields, ESD, mechanical stress



15 EVALUATION KIT

To evaluate the performance of the CMV4000 sensor, a kit can be rented or purchased. This consists of a PCB with a ZIF socket for easily changing sensors and a lens mount in a sturdy metal box with a universal tripod adapter. Also included is a PC, with mouse and keyboard, with pre-installed demo software, a built-in frame grabber and all necessary power cables and CameraLink cables to power up and connect the PCB. The demo software allows the user to program all the sensor's registers and to view the images directly as they are grabbed from the sensor. For more information, please contact info@cmosis.com.



16 Additional information

For further questions related to the operation and specification of the CMV4000 imagers, or for feedback with respect to this datasheet please contact techsupport@cmosis.com.