WHAT IS CLAIMED IS:

	\cdot
1	 A method executing in a computer-aided logic design system for
2	designing logic circuitry, wherein the method performs register retiming by moving a register in
3	a logic design across one or more delay elements of the design, the method comprising:
4	providing a logic design file incorporating the logic design in computer readable
5	format;
6	finding in the logic design a design condition comprising a first register being
7	clocked using an unrelated clock domain to a second register; and
8	disallowing moving of the first and second register across delay elements when
9	performing register retiming.
1	2. A method executing in a computer-aided logic design system for
2	designing logic circuitry, wherein the method performs register retiming by moving a register in
3	a logic design across one or more delay elements of the design, the method comprising:
4	providing a logic design file incorporating the logic design in computer readable
5	format;
6	finding in the logic design a design condition comprising a first register having an
7	input directly fed by a pin; and
8	disallowing moving of the first register across delay elements when performing
9	register retiming.
1	3. The method of claim 2 wherein the design condition is replaced with a
2	first register having an output directly feeding a pin.
1	4. The method of claim 2 wherein the design condition is replaced with a
2	first register feeding an asynchronous signal to a second register.
1	5. The method of claim 1 wherein the design condition is replaced with a
2	first register being clocked using a first clock domain and a second register being clocked using a
3	second clock domain, different clock domain from the first clock domain.
1	6. The method of claim 2 wherein the design condition is replaced with a
2	first register where a user has placed a timing constraint.

1	7. The method of claim 6 further comprising:
2	permitting a user to place a timing constraint on one or more registers of the logi
3	design.
1	8. The method of claim 2 wherein the design condition is replaced with a
2	first register where a user has indicated as "don't touch."
1	9. The method of claim 8 further comprising:
2	permitting a user to assign a "don't touch" indication on one or more registers of
3	the logic design.
1	10. The method of claim 1 wherein a delay element comprises at least one of
2	logic gate, AND, OR, XOR, NOR, NAND, INVERT, look-up table, RAM, or DSP block.
1	11. The method of claim 2 wherein a delay element comprises at least one of
2	logic gate, AND, OR, XOR, NOR, NAND, INVERT, look-up table, RAM, or DSP block.
1	12. The method of claim 3 wherein a delay element comprises at least one of
2	logic gate, AND, OR, XOR, NOR, NAND, INVERT, look-up table, RAM, or DSP block.
1	13. The method of claim 4 wherein a delay element comprises at least one of
2	logic gate, AND, OR, XOR, NOR, NAND, INVERT, look-up table, RAM, or DSP block.
1	14. The method of claim 5 wherein a delay element comprises at least one of
2	logic gate, AND, OR, XOR, NOR, NAND, INVERT, look-up table, RAM, or DSP block.
1	15. The method of claim 6 wherein a delay element comprises at least one of
2	logic gate, AND, OR, XOR, NOR, NAND, INVERT, look-up table, RAM, or DSP block.
1	16. The method of claim 8 wherein a delay element comprises at least one of
2	logic gate, AND, OR, XOR, NOR, NAND, INVERT, look-up table, RAM, or DSP block.
1	17. The method of claim 1 wherein the logic design file is for a programmable
2	logic integrated circuit.

2	logic integrated circuit.
1	19. The method of claim 8 wherein the logic design file is for a programmable
2	logic integrated circuit.
1	20. A method executing in a computer-aided logic design system for
2	designing logic circuitry, wherein the method performs register retiming by moving a register in
3	a logic design across one or more delay elements of the design, the method comprising:
4	providing a logic design file incorporating the logic design in computer readable
5	format;
6	providing a design condition where two registers are compatible if they have the
7	same clock enable;
8	determining whether a first register and a second register are compatible; and
9	permitting forward retiming of the first and second register when the first and
0	second registers are compatible.
1	21. The method of claim 20 wherein the design condition is replaced with
2	where two registers are compatible if they have their asynchronous signal triggered at the same
3	time.
1	22. The method of claim 20 wherein the design condition is replaced with
2	where two registers are compatible if they have the same list of signals that trigger asynchronous
3	events.
1	23. The method of claim 20 wherein the design condition is replaced with
2	where two registers are compatible if they have the same asynchronous signal load.
1	24. The method of claim 20 wherein the design condition is replaced with
2	where two registers are compatible if they have either the same asynchronous data or one has no
3	asynchronous data.

18.

The method of claim 6 wherein the logic design file is for a programmable

1	25. The method of claim 20 wherein the design condition further comprises
2	two registers are compatible if they have their asynchronous signal triggered at the same time,
3	and two registers are compatible if they have the same asynchronous signal load.
1	26. A method comprising:
2	providing a high-level design language representation of an integrated circuit
3	design;
4	executing a design synthesis process on the high-level design language
5	representation of the integrated circuit design to obtain a netlist for the integrated circuit design;
6	controlling a flow of the design synthesis process using script commands
7	provided to the design synthesis process in a script file, wherein the script commands comprise a
8	retiming command;
9	causing a retiming operation to be performed on netlist of the integrated circuit
10	design by including the retiming command in the script file; and
11	during the retiming operation, relocating a register from first position in a logic
12	path to a second position in the logic path, different from the first position.
1	27. The method of claim 26 wherein the integrated circuit design is a
2	programmable logic integrated circuit design.
1	28. The method of claim 26 wherein a first logical function provided by the
2	logic path with the register in the first position is equivalent to a second logical function provided
3	by the logic path with the register in the second position.
1	29. The method of claim 26 wherein causing the retiming operation
2	comprises:
3	finding a logic path in the netlist comprising an input coupled to a first delay
4	element coupled to a first register coupled to a second delay element coupled to a second register
5	coupled to a third delay element coupled to an output; and
6	determining timing delays between the input to first register, first register to
7	second register, and second register to output.

30. The method of claim 29 further comprising: reducing one of the timing delays by relocating the first or second register

31. A method comprising:

providing a first design for a programmable logic integrated circuit comprising a first logic element comprising a first combinatorial block and a first register block and a second logic element comprising a second combinatorial block and a second register block, where in the first design an output of the first combinatorial block is configured to couple to an input of the second logic element and an output of the second register block is configured to couple to a third logic element; and

performing a retiming operation on the first design for the programmable logic

performing a retiming operation on the first design for the programmable logic integrated circuit to generate a second design for the programmable logic integrated circuit, where in the second design an output of the first register block is configured to couple to an input of the second logic element and an output of the second combinatorial block is configured to couple to the third logic element.

32. A method comprising:

providing a first design for a programmable logic integrated circuit comprising a first logic element comprising a first combinatorial block and a first register block and a second logic element comprising a second combinatorial block and a second register block, where in the first design an output of the first register block is configured to couple to an input of the second logic element and an output of the second combinatorial block is configured to couple to a third logic element; and

performing a retiming operation on the first design for the programmable logic integrated circuit to generate a second design for the programmable logic integrated circuit, where in the second design an output of the first combinatorial block is configured to couple to an input of the second logic element and an output of the second register block is configured to couple to the third logic element.

33. The method of claim 31 wherein the second design is functionally equivalent to the first design.

1	34. The method of claim 32 wherein the second design is functionally
2	equivalent to the first design.
1	35. The method of claim 31 wherein the programmable logic integrated circuit
2	further comprises a fourth logic element comprising a fourth combinatorial block and a fourth
3	register block and in the first design an output of the fourth combinatorial block is configured to
4	couple to an input of the second logic element, and
5	after the retiming operation, in the second design an output of the fourth register
6	block is configured to couple to an input of the second logic element.
1	36. The method of claim 32 wherein the programmable logic integrated circuit
2	further comprises a fourth logic element comprising a fourth combinatorial block and a fourth
3	register block and in the first design an output of the fourth register block is configured to couple
4	to an input of the second logic element, and
5	after the retiming operation, in the second design an output of the fourth
6	combinatorial block is configured to couple to an input of the second logic element.
1	37. The method of claim 31 where in the second design the output of the first
2	register block is configured to couple to the same input of the second logic element that the
3	output of the first combinatorial block was configured to couple to in the first design.
1	38. The method of claim 32 where in the second design the output of the first
2	combinatorial block is configured to couple to the same input of the second logic element that
3	the output of the first register block was configured to couple to in the first design.
1	39. The method of claim 31 where in the second design the output of the
2	second combinatorial block is configured to couple to the same input of the third logic element
3	that the output of the second register block was configured to couple to in the first design.
1	40. The method of claim 32 where in the second design the output of the
2	second register block is configured to couple to the same input of the third logic element that the
3	output of the second combinatorial block was configured to couple to in the first design.

The method of claim 20 further comprising:

1

41.

2	performing a retiming operation on the first and second registers to add a third
3	register and remove the first and second registers from the design;
4	adding logic gates to asynchronous input paths of the third register so a
5	functionality provided by the third register is equivalent to a functionality provided by the first
6	and second registers.
1	42. The method of claim 21 further comprising:
2	performing a retiming operation on the first and second registers to add a third
3	register and remove the first and second registers from the design;
4	adding logic gates to asynchronous input paths of the third register so a
5	functionality provided by the third register is equivalent to a functionality provided by the first
6	and second registers.
1	43. The method of claim 22 further comprising:
2	performing a retiming operation on the first and second registers to add a third
3	register and remove the first and second registers from the design;
4	adding logic gates to asynchronous input paths of the third register so a
5	functionality provided by the third register is equivalent to a functionality provided by the first
6	and second registers.
1	44. The method of claim 23 further comprising:
2	performing a retiming operation on the first and second registers to add a third
3	register and remove the first and second registers from the design;
4	adding logic gates to asynchronous input paths of the third register so a
5	functionality provided by the third register is equivalent to a functionality provided by the first
6	and second registers.
1	45. The method of claim 24 further comprising:
2	performing a retiming operation on the first and second registers to add a third
3	register and remove the first and second registers from the design;
4	adding logic gates to asynchronous input paths of the third register so a
5	functionality provided by the third register is equivalent to a functionality provided by the first
6	and second registers.

1	40. The include of claim 24 further comprising.
2	performing a retiming operation on the first and second registers to add a third
3	register and remove the first and second registers from the design;
4	adding logic gates to asynchronous input paths of the third register so a
5	functionality provided by the third register is equivalent to a functionality provided by the first
6	and second registers.
1	47. A method comprising:
2	performing a retiming operation on a first register of a first design;
3	relocating the first register through a delay element to obtain a second and third
<i>3</i> 4	register for a second design, equivalent to the first design; and
	adding a logic structure coupled to the second register and third register of the
5	
6	second design depending on the delay element.
1	48. The method of claim 47 wherein when the delay element comprises a
2	AND or an OR gate, no logic structure is added to input paths of the second and third registers.
1	49. The method of claim 47 wherein when the delay element comprises a
2	NOT gate, the logic structure comprises a NOT gate added to input paths of the second and third
3	registers.
1	50. The method of claim 47 wherein when the delay element comprises an
2	XOR gate or look-up table, the logic structure comprises a multiplexer coupled having first input
3	coupled to an output of the second register and a select input coupled to an output of the third
4	register.
1	51. The method of claim 50 wherein the multiplexer further comprises a
2	second input coupled to an output of an XOR gate when the delay element comprises an XOR
3	gate.
1	52. The method of claim 50 wherein the multiplexer further comprises a
2	second input coupled to an output of a look-up table when the delay element comprises a look-up
3	table.