

# PATENT ABSTRACTS OF JAPAN

(11) Publication number:

63-008983

(43) Date of publication of application: 14.01.1988

(51) Int. CI.

G06F 15/66 H04N 1/393

(21) Application number : 61-153322

(22) Date of filing:

30.06.1986

(71) Applicant : PFU LTD

(72) Inventor : NAKAI TETSUO


### (54) ENLARGING/REDUCING SYSTEM FOR INPUT IMAGE


### (57) Abstract:

PURPOSE: To improve the image input performance of an image scanner by changing an enlarging ratio and a reducing ratio optionally and continuously.

CONSTITUTION: A flip-flop 11 has a function to sample binarization image data from a CCD with a clock CLK. At the output of the flip-flop 11, reduced and expanded variable power data appear by the length of the period of the clock CLK. The period of binary data supplied from the CCD to the flip-flop 11 is t0, the period of the clock CLK supplied from a variable clock generating device 12 to the flip-flop 11 is tS, and then, an expanding image is obtained at the time of setting to tS<t0, a full size is obtained at the time of tS=t0 and at the time of setting to tS>t0, the reducing image is obtained. A clock period tS is changed by a knob 18 of a variable resistance 17 in the variable clock generating device 12.

## BEST AVAILABLE COPY





#### LEGAL STATUS

Date of request for examination

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]



Copyright (C); 1998, 2003 Japan Patent Office