| Aug 17, 14 0:32 | stdin | Page 1/253 |
|---|--|------------|
| library ieee; use ieee.std_logic_1164 use ieee.numeric_std.al | | |
| library work; use work.trb_net_std.al use work.nxyter_componer | | |
| <pre>entity adc_ad9228 is generic (DEBUG_ENABLE : boole);</pre> | ean := false | |
| port (CLK_IN RESET_IN CLK_ADCDAT_IN | <pre>: in std_logic; : in std_logic; : in std_logic;</pre> | |
| ADC0_SCLK_IN ADC0_SCLK_OUT ADC0_DATA_A_IN ADC0_DATA_B_IN ADC0_DATA_C_IN ADC0_DATA_D_IN ADC0_DATA_D_IN ADC0_DCLK_IN ADC0_FCLK_IN | <pre>: in std_logic; Sampling Clock ADC0 : out std_logic; : in std_logic; Data Clock from ADC0 : in std_logic; Frame Clock from ADC0</pre> | |
| ADC1_SCLK_IN ADC1_SCLK_OUT ADC1_DATA_A_IN ADC1_DATA_B_IN ADC1_DATA_C_IN ADC1_DATA_D_IN ADC1_DCLK_IN ADC1_CLK_IN | <pre>: in std_logic; Sampling Clock ADC1 : out std_logic; : in std_logic; Data Clock from ADC1 : in std_logic; Frame Clock from ADC1</pre> | |
| ADC0_DATA_A_OUT ADC0_DATA_B_OUT ADC0_DATA_C_OUT ADC0_DATA_D_OUT ADC0_DATA_CLK_OUT | <pre>: out std_logic_vector(11 downto 0); : out std_logic;</pre> | |
| ADC1_DATA_A_OUT ADC1_DATA_B_OUT ADC1_DATA_C_OUT ADC1_DATA_D_OUT ADC1_DATA_CLK_OUT | <pre>: out std_logic_vector(11 downto 0); : out std_logic;</pre> | |
| ADC0_LOCKED_OUT ADC1_LOCKED_OUT | <pre>: out std_logic; : out std_logic;</pre> | |
| ADC0_SLOPPY_FRAME ADC1_SLOPPY_FRAME | <pre>: in std_logic; : in std_logic;</pre> | |
| ADC0_ERROR_OUT ADC1_ERROR_OUT | <pre>: out std_logic; : out std_logic;</pre> | |
| DEBUG_IN DEBUG_OUT | <pre>: in std_logic_vector(3 downto 0); : out std_logic_vector(15 downto 0)</pre> | |
|); end adc_ad9228; | | |
| architecture Behavioral | of adc_ad9228 is | |

```
stdin
Aug 17, 14 0:32
                                                                    Page 2/253
-- DDR Generic Handler
signal DDR DATA CLK
                              : std logic;
signal g 0 ff
                              : std logic vector(19 downto 0);
signal q_0_f
                              : std_logic_vector(19 downto 0);
                              : std logic vector(19 downto 0);
signal g 0
signal q_1_ff
                              : std logic vector(19 downto 0);
signal q_1_f
                              : std logic vector(19 downto 0);
                              : std logic vector(19 downto 0);
signal g 1
-- ADC Data Handler
signal adc0 error status
                              : std logic vector(2 downto 0);
signal adc1 error status
                              : std logic vector(2 downto 0);
signal adc0 error status sl
                              : std logic vector(2 downto 0);
signal adc1 error status sl
                              : std logic vector(2 downto 0);
-- Data Types
type adc data t is array(0 to 3) of std logic vector(11 downto 0);
-- Output
signal adc0_data_clk_o
                              : std_logic;
signal adc0 data o
                              : adc data t;
signal adc0_locked_o
                              : std_logic;
signal adc0_error_o
                              : std_logic;
signal adc1_data_clk_o
                              : std_logic;
signal adc1 data o
                              : adc_data_t;
signal adc1_locked_o
                              : std logic;
signal adc1_error_o
                              : std_logic;
-- RESET Handler
type R_STATES is (R_IDLE,
                  R_WAIT_CLKDIV,
                  R WAIT RESET ADC,
                  R WAIT RESET END
signal R_STATE : R_STATES;
signal startup_reset
                              : std logic;
signal timer reset
                              : std logic;
signal wait timer start
                              : std logic;
signal wait_timer_done
                              : std_logic;
signal RESET_CLKDIV
                              : std logic;
signal RESET ADCO
                              : std logic;
signal RESET_ADC1
                              : std_logic;
                              : std logic;
signal RESET_ADCO_CLKD_F
                              : std_logic;
signal RESET_ADCO_CLKD
                              : std_logic;
signal RESET_ADC1_CLKD_F
signal RESET_ADC1_CLKD
                              : std_logic;
attribute syn_keep : boolean;
attribute syn_keep of q_0_ff
                                             : signal is true;
attribute syn_keep of q_0_f
                                             : signal is true;
attribute syn_keep of q_1_ff
                                             : signal is true;
attribute syn_keep of q_1_f
                                             : signal is true;
attribute syn_keep of RESET_ADCO_CLKD_F
                                             : signal is true;
attribute syn_keep of RESET_ADCO_CLKD
                                             : signal is true;
attribute syn_keep of RESET_ADC1_CLKD_F
                                             : signal is true;
```

```
stdin
Aug 17, 14 0:32
                                                               Page 3/253
 attribute syn_keep of RESET_ADC1_CLKD
                                          : signal is true;
 attribute syn preserve : boolean;
 attribute syn_preserve of q_0_ff
                                          : signal is true;
 attribute syn preserve of q 0 f
                                         : signal is true;
                                  : signal is true;
 attribute syn preserve of q 1 ff
 attribute syn preserve of q 1 f
begin
 -- Debug Handler
 DFALSE: if (DEBUG ENABLE = false) generate
               <= (others => '0');
   DEBUG OUT
                       <= CLK_IN;
   --DEBUG_OUT(0)
                        <= DDR_DATA_CLK;
   --DEBUG OUT(1)
                        <= adc0_write_enable;
   --DEBUG_OUT(2)
   --DEBUG_OUT(3)
                        <= adc0_fifo_full;
   --DEBUG OUT(4)
                        <= adc0 fifo empty;
   --DEBUG_OUT(5)
                          <= adc0_data_clk_m;
                          <= adc0_read_enable;
   --DEBUG_OUT(6)
                          <= adc0 read enable t;
   --DEBUG OUT(7)
   --DEBUG_OUT(8)
                          <= adc0_read_enable_tt;</pre>
                          <= adc0 data clk o;
   --DEBUG OUT(9)
                          <= adc0 error;
   --DEBUG OUT(10)
                          <= adc0_frame_locked;</pre>
   --DEBUG_OUT(11)
   --DEBUG_OUT(12)
                          <= adc0_frame_clk_ok;
                          <= wait timer done;
   --DEBUG OUT(13)
   --DEBUG_OUT(14)
                          <= RESET CLKDIV;
                           <= RESET_ADC0;
   --DEBUG_OUT(15)
 end generate DFALSE;
 DTRUE: if (DEBUG ENABLE = true) generate
   PROC DEBUG: process (DEBUG IN)
   begin
     DEBUG OUT(0)
                             <= CLK IN;
                             <= DDR DATA CLK;
     DEBUG OUT(1)
     case DEBUG IN is
       when others =>
        DEBUG OUT(15 downto 2) <= (others => '0');
     end case;
   end process PROC_DEBUG;
 end generate DTRUE;
 -- DDR Generic Interface to ADC
 ______
 adc_ddr_generic_1: entity work.adc_ddr_generic
   port map (
     clk 0
                  => ADC0_DCLK_IN,
                => ADC1 DCLK IN,
     clk 1
     clkdiv_reset => RESET_CLKDIV,
              => CLK_ADCDAT_IN,
     eclk
     reset 0
                  => RESET ADC0,
```

```
stdin
Aug 17, 14 0:32
                                                               Page 4/253
    reset_1
                  => RESET_ADC1,
    sclk
                  => DDR_DATA_CLK,
    datain 0(0)
                  => ADC0 DATA A IN,
    datain_0(1)
                  => ADC0_DATA_B_IN,
                 => ADC0 DATA C IN,
    datain 0(2)
    datain 0(3)
                  => ADC0 DATA D IN,
    datain 0(4)
                  => ADC0 FCLK IN,
    datain 1(0)
                  => ADC1 DATA A IN,
    datain_1(1)
                  => ADC1 DATA B IN,
    datain 1(2)
                 => ADC1 DATA C IN,
    datain_1(3)
                 => ADC1 DATA D IN,
    datain 1(4)
                 => ADC1 FCLK IN,
    a 0
                  => q 0 ff,
    q_{1}
                  => q_1_ff
-- Two FIFOs to relaxe timing
q_0_f <= q_0_ff when rising_edge(DDR_DATA_CLK);</pre>
     <= q 0 f when rising edge(DDR DATA CLK);
q_1_f <= q_1_ff when rising_edge(DDR_DATA_CLK);</pre>
       <= q 1 f when rising edge(DDR DATA CLK);
-- The ADC Data Handlers
adc_ad9228_data_handler_1: entity work.adc_ad9228_data_handler
  generic map (
    DEBUG ENABLE => DEBUG ENABLE
  port map (
    CLK IN
                    => CLK_IN,
                   => RESET_ADC0,
=> DDR_DATA_CLK,
    RESET IN
    DDR_DATA_CLK
    DDR_DATA_IN
                    => a 0,
    DATA A OUT
                     => adc0 data o(0),
   SLOPPY_FRAME_IN => ADCO_SLOPPY_FRAME,
    FRAME_LOCKED_OUT => adc0_locked_o,
    ERROR STATUS OUT => adc0 error status,
    ERROR_STATUS_SL_OUT => adc0_error_status_sl,
    DEBUG_OUT
                       => open
    );
adc_ad9228_data_handler_2: entity work.adc_ad9228_data_handler
  generic map (
    DEBUG_ENABLE => DEBUG_ENABLE
  port map (
    CLK_IN
                      => CLK_IN,
    RESET IN
                      => RESET ADC1,
                    => DDR_DATA_CLK,
    DDR_DATA_CLK
                     => q_1,
    DDR_DATA_IN
   DATA CLK OUT
                      => adc1 data clk o,
```

```
stdin
Aug 17, 14 0:32
                                                                Page 5/253
    SLOPPY_FRAME_IN
                       => ADC1_SLOPPY_FRAME,
                     => adc1_locked_o,
    FRAME_LOCKED_OUT
    ERROR STATUS OUT => open, --ERROR STATUS OUT,
    ERROR STATUS SL OUT => open, --ERROR STATUS OUT,
    DEBUG_OUT
                       => open
    );
-- Error Status Handler
 ______
PROC ERROR STATUS: process(CLK IN)
begin
  if (rising_edge(CLK_IN)) then
    if (RESET_IN = '1') then
      adc0_error_o <= '0';</pre>
      adc1 error o
                        <= '0';
    else
                       <= '0';
      adc0 error o
      adc1_error_o
                       <= '0';
      if (adc0_error_status /= "000" or
          (ADCO SLOPPY FRAME = '1' and adc0 error status sl /= "000")) then
        adc0 error o <= '1';
      end if;
      if (adc1_error_status /= "000" or
          (ADC1 SLOPPY_FRAME = '1' and adc1_error_status_sl /= "000")) then
        adc1 error o
                      <= '1';
      end if;
    end if;
  end if;
end process PROC_ERROR_STATUS;
-- Reset Handler
timer static RESET TIMER: timer static
  generic map (
    CTR WIDTH => 20,
    CTR END => 625000 -- 5ms
  port map (
    CLK IN
                  => CLK_IN,
    RESET IN
              => timer_reset,
    TIMER_START_IN => wait_timer_start,
    TIMER_DONE_OUT => wait_timer_done
PROC_DDR_RESET_HANDLER: process(CLK_IN)
begin
  if (rising_edge(CLK_IN)) then
    if (RESET_IN = '1') then
      RESET_CLKDIV <= '1';
                       <= '1';
      RESET_ADC0
                     <= '1';
      RESET ADC1
      wait_timer_start <= '0';</pre>
      timer_reset <= '1';</pre>
                    <= '1';
      startup reset
      R STATE
                      <= R_IDLE;
    else
      RESET CLKDIV
                       <= '0';
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 6/253
      RESET_ADC0
                        <= '0';
                        <= '0';
      RESET_ADC1
      wait_timer_start <= '0';</pre>
                       <= '0';
      timer reset
                       <= '0';
      startup_reset
      case R STATE is
        when R IDLE =>
          if (startup reset = '1') then
            -- Start Reset
            RESET CLKDIV
                             <= '1';
                             <= '1';
            RESET ADC0
            RESET ADC1
                             <= '1';
            wait_timer_start <= '1';</pre>
            R STATE
                             <= R WAIT CLKDIV;
          else
            timer_reset <= '1';</pre>
            R STATE
                            <= R IDLE;
          end if;
        when R_WAIT_CLKDIV =>
          if (wait timer done = '0') then
            RESET_CLKDIV
                          <= '1';
                             <= '1';
            RESET_ADC0
                             <= '1';
            RESET ADC1
            R_STATE
                             <= R_WAIT_CLKDIV;
            -- Release RESET CLKDIV
            RESET_ADC0
                             <= '1';
            RESET ADC1
                             <= '1';
            wait_timer_start <= '1';</pre>
                           <= R_WAIT_RESET_ADC;
            R STATE
          end if;
        when R_WAIT_RESET_ADC =>
          if (wait timer done = '0') then
            RESET ADCO <= '1';
                           <= '1';
            RESET ADC1
                             <= R_WAIT_RESET_ADC;
            R STATE
            -- Release reset adc
            wait_timer_start <= '1';</pre>
            R STATE
                    <= R WAIT RESET END;
          end if;
        when R_WAIT_RESET_END =>
          if (wait_timer_done = '0') then
                           <= R_WAIT_RESET_END;
            R_STATE
          else
            R STATE
                           <= R_IDLE;
          end if;
      end case;
    end if;
  end if;
end process PROC_DDR_RESET_HANDLER;
ADC0_SCLK_OUT <= ADC0_SCLK_IN;
ADC1_SCLK_OUT <= ADC1_SCLK_IN;
```

| | , P | _ |
|--|---|------------|
| Aug 17, 14 0:32 | stdin | Page 7/253 |
| ADC0_DATA_A_OUT ADC0_DATA_B_OUT ADC0_DATA_C_OUT ADC0_DATA_D_OUT ADC0_DATA_CLK_OUT | <= adc0_data_o(0); <= adc0_data_o(1); <= adc0_data_o(2); <= adc0_data_o(3); <= adc0_data_clk_o; | |
| ADC1_DATA_A_OUT ADC1_DATA_B_OUT ADC1_DATA_C_OUT ADC1_DATA_D_OUT ADC1_DATA_CLK_OUT | <pre><= adcl_data_o(0); <= adcl_data_o(1); <= adcl_data_o(2); <= adcl_data_o(3); <= adcl_data_clk_o;</pre> | |
| ADC0_LOCKED_OUT ADC1_LOCKED_OUT | <= adc0_locked_o; <= adc1_locked_o; | |
| ADC0_ERROR_OUT ADC1_ERROR_OUT | <= adc0_error_o; <= adc1_error_o; | |
| end Behavioral; library ieee; use ieee.std_logic_1164 use ieee.numeric_std.al | | |
| library work; use work.trb_net_std.al use work.nxyter_compone | | |
| entity adc_ad9228_data_ generic (DEBUG_ENABLE : bool); | | |
| port (CLK_IN | : in std_logic; | |
| RESET_IN | : in std_logic; | |
| DDR_DATA_CLK DDR_DATA_IN | <pre>: in std_logic; : in std_logic_vector(19 downto 0);</pre> | |
| DATA_A_OUT DATA_B_OUT DATA_C_OUT DATA_D_OUT DATA_CLK_OUT | <pre>: out std_logic_vector(11 downto 0); : out std_logic;</pre> | |
| SLOPPY_FRAME_IN FRAME_LOCKED_OUT ERROR_STATUS_OUT ERROR_STATUS_SL_OUT | <pre>: out std_logic; : out std_logic_vector(2 downto 0);</pre> | |
| DEBUG_OUT | 0: UNDEF, fatal : out std_logic_vector(15 downto 0) | |
|); end adc_ad9228_data_har | ndler; | |
| architecture Behavioral | of adc_ad9228_data_handler is | |
| Frame Lock Handler type adc_data_s type adc_data_t | is array(0 to 4) of std_logic_vector(13 down is array(0 to 3) of std_logic_vector(11 down | |
| type BYTE_STATUS is | B_UNDEF, | |

```
stdin
Aug 17, 14 0:32
                                                                    Page 8/253
                      B_ALIGNED,
                     B_BYTESHIFTED,
                     B BITSHIFTED
                     );
signal adc_data_shift
                                : adc_data_s;
signal adc data c m
                                : adc data t;
signal adc_data_clk_c_m
                                : std logic;
signal adc_byte_status_c
                                : BYTE STATUS;
signal adc byte status last c
                                : BYTE STATUS;
signal adc_frame_clk_ok_c
                                : std_logic;
signal adc_frame_clk_ok_hist_c : std_logic_vector(15 downto 0);
signal adc_frame_locked_c
                                : std logic;
signal error status c
                                : std logic vector(2 downto 0);
signal adc_data_sl_m
                                : adc_data_t;
signal adc_data_clk_sl_m
                                : std logic;
                                : BYTE STATUS;
signal adc_byte_status_sl
signal adc_byte_status_last_sl : BYTE_STATUS;
signal adc_frame_clk_ok_sl
                                : std_logic;
signal adc_frame_clk_ok_hist_sl : std_logic_vector(15 downto 0);
signal adc frame locked sl
                                : std logic;
signal error_status_sl
                                : std_logic_vector(2 downto 0);
-- Sloppy Multiplexer
signal adc_data_m
                                : adc_data_t;
signal adc_data_clk_m
                                : std logic;
signal adc_byte_status
                                : BYTE STATUS;
signal adc_frame_clk_ok
                                : std_logic;
signal adc_frame_locked
                                : std_logic;
-- Clock Transfer
signal adc_fifo_empty
                                : std_logic;
signal adc fifo full
                                : std logic;
                                : std_logic;
signal adc_write_enable
signal adc read enable
                                : std logic;
signal adc_read_enable_t
                                : std logic;
signal adc read enable tt
                                : std logic;
signal adc_locked_ff
                                : std logic;
signal adc locked f
                                : std logic;
signal adc locked o
                                : std logic;
signal adc_error_status_c_ff
                                : std_logic_vector(2 downto 0);
signal adc_error_status_c_f
                                : std_logic_vector(2 downto 0);
signal adc error status c o
                                : std_logic_vector(2 downto 0);
signal adc_error_status_sl_ff
                                : std_logic_vector(2 downto 0);
                                : std_logic_vector(2 downto 0);
signal adc_error_status_sl_f
signal adc_error_status_sl_o
                                : std_logic_vector(2 downto 0);
signal adc_data
                                : adc data t;
-- Output
signal adc_data_clk_o
                                : std logic;
signal adc data o
                                : adc data t;
-- RESET Handler
                                : std_logic;
signal RESET_DDR_DATA_CLK_F
                                : std_logic;
signal RESET_DDR_DATA_CLK
-- Attributes
attribute syn_keep : boolean;
attribute syn_keep of RESET_DDR_DATA_CLK_F
                                                  : signal is true;
attribute syn_keep of RESET_DDR_DATA_CLK
                                                  : signal is true;
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 9/253
 attribute syn_keep of adc_locked_ff
                                               : signal is true;
 attribute syn keep of adc locked f
                                               : signal is true;
 attribute syn_keep of adc_error_status_c_ff
                                               : signal is true;
                                               : signal is true;
 attribute syn keep of add error status c f
 attribute syn keep of adc error status sl ff
                                               : signal is true;
 attribute syn keep of add error status sl f
                                               : signal is true;
 attribute syn preserve : boolean;
 attribute syn_preserve of RESET_DDR_DATA_CLK_F
                                              : signal is true;
 attribute syn preserve of RESET DDR DATA CLK
                                               : signal is true;
 attribute syn_preserve of adc_locked_ff
                                               : signal is true;
 attribute syn preserve of adc locked f
                                               : signal is true;
 attribute syn_preserve of adc_error_status_c_ff : signal is true;
 attribute syn_preserve of adc_error_status_c_f : signal is true;
 attribute syn_preserve of adc_error_status_sl_ff : signal is true;
 attribute syn_preserve of adc_error_status_sl_f : signal is true;
begin
 RESET_DDR_DATA_CLK_F <= RESET_IN when rising_edge(DDR_DATA_CLK);</pre>
 RESET_DDR_DATA_CLK <= RESET_DDR_DATA_CLK_F when rising_edge(DDR_DATA_CLK);
 -- Debug Handler
 ______
 DEBUG OUT
                     <= (others => '0');
 --DEBUG_OUT(0)
                      <= CLK_IN;
                        <= DDR DATA CLK;
 --DEBUG OUT(1)
                       <= adc_write_enable;
 --DEBUG_OUT(2)
 --DEBUG OUT(3)
                        <= adc fifo full;
 --DEBUG OUT(4)
                        <= adc fifo empty;
                         <= adc data clk m;
 --DEBUG OUT(5)
 --DEBUG OUT(6)
                         <= adc read enable;
                         <= adc read enable t;
 --DEBUG OUT(7)
 --DEBUG OUT(8)
                         <= adc read enable tt;
 --DEBUG_OUT(9)
                         <= adc_data_clk_o;
 --DEBUG OUT(10)
                         <= adc error;
 --DEBUG OUT(11)
                         <= adc frame locked;
 --DEBUG_OUT(12)
                         <= adc frame clk ok;
                         <= RESET CLKDIV;
 --DEBUG_OUT(14)
                         <= RESET_ADC;
 --DEBUG OUT(15)
 -- Lock to ADC Frame Data
 PROC LOCK TO ADC FRAME: process(DDR DATA CLK)
 begin
   if (rising_edge(DDR_DATA_CLK)) then
     if (RESET_DDR_DATA_CLK = '1') then
       for I in 0 to 4 loop
        adc_data_shift(I)
                              <= (others => '0');
       end loop;
       for I in 0 to 3 loop
         adc data sl m(I)
                               <= (others => '0');
```

| Av. 47, 44,000 | stdin | D 40/050 |
|--|--|---|
| Aug 17, 14 0:32 | | Page 10/253 |
| adc_data_c_m(I) end loop; adc_data_clk_sl_m adc_data_clk_c_m | <= (others => '0'); <= '0'; <= '0'; | |
| <pre>adc_byte_status_c adc_byte_status_last_c adc_frame_clk_ok_c adc_frame_clk_ok_hist_c adc_frame_locked_c error_status_c</pre> | <pre><= B_UNDEF; <= B_UNDEF; <= '0'; <= (others => '0'); <= '0'; <= (others => '0');</pre> | |
| <pre>adc_byte_status_sl adc_byte_status_last_sl adc_frame_clk_ok_sl adc_frame_clk_ok_hist_sl adc_frame_locked_sl error_status_sl else</pre> | <= (others => '0'); | |
| Store new incoming Dar for I in 0 to 4 loop adc_data_shift(I)(3) adc_data_shift(I)(2) adc_data_shift(I)(1) adc_data_shift(I)(0) adc_data_shift(I)(13 do end loop; | <pre><= DDR_DATA_IN(I</pre> | + 5); + 10); + 15); (I)(9 downto 0); |
| Check Frame Lock and | valid Status, Index 4 is THE | Frame Clock |
| <pre>case adc_data_shift(4)(1: when "111111000000" =></pre> | | ble |
| adc_data_c_m(I) end loop; | <= adc_data_shi | ft(I)(11 downto 0); |
| adc_data_clk_c_m adc_frame_clk_ok_c adc_byte_status_c | <= '1'; <= '1'; <= B_ALIGNED; | |
| when "111100000011" => Input Data is cor: but byte shifted l for I in 0 to 3 loop | rect and new Frame is availa by one | ble, |
| adc_data_c_m(I) end loop; adc_data_clk_c_m adc_frame_clk_ok_c adc_byte_status_c | | <pre>ft(I)(13 downto 2); D;</pre> |
| when "110000001111" Input Data is cor: adc_data_clk_c_m adc_frame_clk_ok_c adc_byte_status_c | | |
| when "000000111111" | | |
| <pre> Input Data is cor: adc_data_clk_c_m adc_frame_clk_ok_c adc_byte_status_c</pre> | rect <= '0'; <= '1'; <= B_BYTESHIFTE | D; |

```
stdin
Aug 17, 14 0:32
                                                                  Page 11/253
        when "000001111110"
             "000111111000"
             "011111100000"
             "111110000001"
             "111000000111"
             "1000000111111" =>
          adc data clk c m
                                          <= '0';
                                          <= '0';
          adc frame clk ok c
          add byte status d
                                          <= B BITSHIFTED;
         when others =>
          -- Input Data is invalid, Fatal Error of DDR Data, needs reset.
          adc_data_clk_c_m <= '0';</pre>
          adc_frame_clk_ok_c
                                          <= '0';
          adc_byte_status_c
                                          <= B UNDEF;
      end case;
      -- Determin ADC Frame Lock Status
      adc_frame_clk_ok_hist_c(0)
                                          <= adc_frame_clk_ok_c;
      adc frame clk ok hist c(15 downto 1) <=
        adc_frame_clk_ok_hist_c(14 downto 0);
      if (adc frame clk ok hist c = x"fffff") then
        adc_frame_locked_c
      61 66
        adc frame locked c
                                          <= '0';
      end if;
      -- Error Status
      adc_byte_status_last_c
                                          <= adc_byte_status_c;</pre>
      if (adc_byte_status_c /= adc_byte_status_last_c) then
        error status c(2)
                                          <= '1';
      else
        error status c(2)
                                          <= '0';
      end if;
      if (adc_byte_status = B_BITSHIFTED) then
        error status c(1)
                                          <= '1';
      else
        error_status_c(1)
                                          <= '0';
      end if;
      if (adc_byte_status = B_UNDEF) then
                                           <= '1';
        error_status_c(0)
      else
                                          <= '0';
        error_status_c(0)
      end if;
      -- Sloppy Frame Handler
      if (adc_data_shift(4)(6 downto 5) = "10") then
        -- Input Data is correct and new Frame is available
        for I in 0 to 3 loop
                                      <= adc_data_shift(I)(11 downto 0);</pre>
          adc_data_sl_m(I)
        end loop;
        adc data clk sl m
                                        <= '1';
        adc_frame_clk_ok_sl
                                       <= '1';
        adc_byte_status_sl
                                         <= B_ALIGNED;
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 12/253
      elsif (adc_data_shift(4)(8 downto 7) = "10") then
        -- Input Data is correct and new Frame is available,
        -- but byte shifted by one
        for I in 0 to 3 loop
          adc_data_sl_m(I)
                                         <= adc_data_shift(I)(13 downto 2);
        end loop;
        adc data clk sl m
                                       <= '1';
        adc_data_cik_si_m
adc_frame_clk_ok_sl
                                        <= '1';
                                        <= B BYTESHIFTED;
        adc byte status sl
      elsif ((adc_data_shift(4)(10 downto 9) = "10") or
             (adc data shift(4)(2 downto 1) = "10")) then
        -- Input Data is correct
                                         <= '0';
        adc data clk sl m
        adc frame clk ok sl
                                         <= '1';
        adc byte status sl
                                         <= B ALIGNED;
      elsif (((adc data shift(4)(11) = '0') and
              (adc_data_shift(4)(0) = '1')) or
             (adc_data_shift(4)(4 downto 2) = "10")) then
        -- Input Data is correct
        adc data clk sl m
                                         <= '0';
        adc_frame_clk_ok_sl
                                         <= '1';
        adc_byte_status_sl
                                         <= B BYTESHIFTED;
      elsif ((adc_data_shift(4)( 1 downto 0) = "10") or
             (adc_data_shift(4)(3 downto 2) = "10") or
             (adc_data_shift(4)(5 downto 4) = "10") or
             (adc_data_shift(4)(7 downto 6) = "10") or
             (adc_data_shift(4)(9 downto 8) = "10") or
             (adc data shift(4)(11 downto 10) = "10")) then
        adc_data_clk_sl_m
                                       <= '0';
                                      <= '0';
        adc_frame_clk_ok_sl
        adc byte status sl
                                         <= B BITSHIFTED;
      else
        -- Input Data is invalid, Fatal Error of DDR Data, needs reset.
        adc_data_clk_sl_m
                                         <= '0';
                                         <= '0';
        adc frame clk ok sl
        adc_byte_status_sl
                                         <= B UNDEF;
      end if;
      -- Determin ADC Frame Lock Status
      adc frame clk ok hist sl(0)
                                           <= adc frame clk ok sl;
      adc_frame_clk_ok_hist_sl(15 downto 1) <=</pre>
        adc_frame_clk_ok_hist_sl(14 downto 0);
      if (adc_frame_clk_ok_hist_sl = x"ffff") then
        adc_frame_locked_sl
                                           <= '1';
      else
        adc_frame_locked_sl
                                           <= '0';
      end if:
      -- Error Status
      adc_byte_status_last_sl
                                           <= adc_byte_status_sl;</pre>
      if (adc_byte_status_sl /= adc_byte_status_last_sl) then
        error status sl(2)
                                           <= '1';
      else
        error_status_sl(2)
                                           <= '0';
      end if;
      if (adc_byte_status_sl = B_BITSHIFTED) then
        error status sl(1)
                                           <= '1';
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 13/253
      else
                                           <= '0';
        error_status_sl(1)
      end if;
      if (adc_byte_status = B_UNDEF) then
        error status sl(0)
                                           <= '1';
      else
        error status sl(0)
                                         <= '0';
      end if;
    end if;
  end if;
end process PROC LOCK TO ADC FRAME;
PROC SLOPPY MULTIPLEXER: process(SLOPPY FRAME IN)
begin
  if (SLOPPY FRAME IN = '0') then
    adc_data_m <= adc_data_c_m;</pre>
                       <= adc_data_clk_c_m;
    adc_data_clk_m
    adc_frame_clk_ok <= adc_frame_clk_ok_c;</pre>
    adc frame locked <= adc frame locked c;
  else
                         <= adc_data_sl_m;
    adc_data_m
    adc_data_clk_m
                       <= adc data clk sl m;
    adc_frame_clk_ok <= adc_frame_clk_ok_sl;</pre>
    adc frame locked <= adc frame locked sl;
  end if;
end process PROC_SLOPPY_MULTIPLEXER;
-- Domain Tansfer of Data to CLK IN
fifo_adc_48to48_dc_1: entity work.fifo_adc_48to48_dc
    Data(11 downto 0) \Rightarrow adc data m(0),
    Data(23 downto 12) => adc data m(1),
    Data(35 downto 24) => adc data m(2).
    Data(47 downto 36) => adc data m(3),
    WrClock
                 => DDR DATA CLK,
    RdClock
                   => CLK IN,
                   => adc_write_enable,
    WrEn
    RdEn
                    => adc read enable,
    Reset
                    => RESET IN,
                    => RESET IN,
    RPReset.
    O(11 \text{ downto } 0) => adc data(0),
    Q(23 downto 12) => adc_data(1),
    O(35 downto 24) => adc data(2),
    Q(47 downto 36) => adc_data(3),
    Empty
                      => adc_fifo_empty,
    Full
                      => adc fifo full
    );
-- Readout Handler
adc write enable
                    <= adc_data_clk_m and not adc_fifo_full;</pre>
adc_read_enable
                    <= not adc_fifo_empty;
PROC_ADC_FIFO_READ: process(CLK_IN)
begin
  if (rising_edge(CLK_IN)) then
    adc read enable tt <= adc read enable;
```

```
stdin
 Aug 17, 14 0:32
                                                            Page 14/253
     if (RESET_IN = '1') then
       adc_read_enable_t <= '0';
       for I in 0 to 3 loop
        adc data o(I)
                        <= (others => '0');
       end loop;
       adc data clk o
                        <= '0';
     else
       -- Read enable
       adc read enable t <= adc read enable tt;
       if (adc read enable t = '1') then
        for I in 0 to 3 loop
          adc data o(I) <= adc data(I);</pre>
        end loop;
        adc data clk o <= '1';
       else
        adc data clk o <= '0';
       end if;
     end if;
   end if;
 end process PROC_ADC_FIFO_READ;
 -- Domain Transfer of Control Signals
 when rising_edge(CLK_IN);
                                             when rising_edge(CLK_IN);
                                             when rising_edge(CLK_IN);
 adc_error_status_c_ff <= error_status_c
                                             when rising_edge(CLK_IN);
 adc error status c f <= adc error status c ff when rising edge(CLK IN);
 adc_error_status_c_o <= adc_error_status_c_f when rising_edge(CLK_IN);</pre>
 adc error status sl ff <= error status sl
                                             when rising edge(CLK IN);
 adc_error_status_sl_f <= adc_error_status_sl_ff when rising_edge(CLK_IN);
 adc error status sl o <= adc error status sl f when rising edge(CLK IN);
 ______
 -- Output
 DATA_A_OUT <= adc_data_o(0);</pre>
 FRAME LOCKED OUT
                    <= adc locked o;
 ERROR_STATUS_OUT <= adc_error_status_c_o;</pre>
 ERROR STATUS SL OUT <= adc error status sl o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity adc spi master is
 generic (
   SPI_SPEED : unsigned(7 downto 0) := x"32"
```

| Aug 17, 14 0:32 | stdin | Page 15/253 |
|---|---|-------------|
| port(CLK_IN RESET_IN | : in std_logic; : in std_logic; | |
| SPI connections SCLK_OUT SDIO_INOUT CSB_OUT | <pre>: out std_logic; : inout std_logic; : out std_logic;</pre> | |
| Internal Interface INTERNAL_COMMAND_IN COMMAND_ACK_OUT SPI_DATA_OUT SPI_LOCK_IN | <pre>: in std_logic_vector(31 downto 0); : out std_logic; : out std_logic_vector(31 downto 0); : in std_logic;</pre> | |
| SLV_WRITE_IN SLV_DATA_OUT SLV_DATA_IN | <pre>: in std_logic; : in std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(31 downto 0); : out std_logic; : out std_logic; : out std_logic; : out std_logic;</pre> | |
| Debug Line DEBUG_OUT); end entity; | : out std_logic_vector(15 downto 0) | |
| architecture Behavioral of | adc_spi_master is | |
| signal sdio_i : s signal sdio_x : s signal sdio : s | :d_logic; :d_logic; :d_logic; | |
| signal sclk_o : s signal command_ack_o : s | | |
| SPI Master signal csb_o signal spi_start | <pre>: std_logic; : std_logic;</pre> | |
| signal spi_busy signal takeover_sdio signal wait_timer_start signal sendbyte_seq_star signal readbyte_seq_star signal sendbyte_byte signal read_seq_ctr signal reg_data | <pre>: std_logic; : std_logic; : std_logic; : std_logic; : std_logic; : std_logic_vector(7 downto 0); : std_logic; : std_logic_vector(31 downto 0);</pre> | |
| signal spi_busy_x signal wait_timer_start_ signal sendbyte_seq_star signal sendbyte_byte_x signal readbyte_seq_star signal read_seq_ctr_x signal reg_data_x | <pre>:_x : std_logic; : std_logic_vector(7 downto 0);</pre> | |
| signal sdio_sendbyte signal sclk_sendbyte signal sendbyte_done | <pre>: std_logic; : std_logic; : std_logic;</pre> | |

```
stdin
Aug 17, 14 0:32
                                                                Page 16/253
signal sclk_readbyte
                            : std_logic;
                            : std logic vector(7 downto 0);
signal readbyte byte
signal readbyte done
                            : std logic;
 type STATES is (S RESET,
                S IDLE,
                S START,
                S_START_WAIT,
                S_SEND_CMD_A,
                S_SEND_CMD_A_WAIT,
                S_SEND_CMD_B,
                S_SEND_CMD_B_WAIT,
                S SEND DATA,
                S_SEND_DATA_WAIT,
                S_GET_DATA,
                S_GET_DATA_WAIT,
                S_STOP,
                S_STOP_WAIT
                );
signal STATE, NEXT_STATE : STATES;
 -- SPI Timer
signal wait_timer_done
                             : std_logic;
-- TRBNet Slave Bus
: std_logic_vector(31 downto 0);
signal slv_unknown_addr_o : std_logic;
signal slv_ack_o
                            : std_logic;
signal spi_chipid signal spi_rw_bit signal spi_registerid signal spi_register_data spi_register_data std_logic_vector(12 downto 0);
signal spi register value read : std logic vector(7 downto 0);
-- Debug Line
DEBUG_OUT(15 downto 12) <= (others => '0');
-- Timer
timer_static_1: timer_static
  generic map (
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 17/253
    CTR_WIDTH => 8,
     CTR_END => to_integer(SPI_SPEED srl 2)
  port map (
    CLK_IN
                   => CLK_IN,
    RESET IN
                   => RESET IN,
    TIMER START IN => wait timer start,
    TIMER DONE OUT => wait timer done
adc_spi_sendbyte_1: adc_spi_sendbyte
  generic map (
    SPI SPEED => SPI SPEED
  port map (
    CLK IN
                       => CLK IN,
                       => RESET_IN,
    RESET IN
                       => sendbyte_seq_start,
    START IN
    BYTE IN
                      => sendbyte byte,
    SEQUENCE_DONE_OUT => sendbyte_done,
    SDIO OUT
                => sdio_sendbyte,
    SCLK OUT
                       => sclk sendbyte
    );
adc_spi_readbyte_1: adc_spi_readbyte
  generic map (
    SPI SPEED => SPI SPEED
  port map (
                       => CLK IN,
    CLK IN
    RESET IN
                      => RESET IN,
    START IN
                      => readbyte_seq_start,
    BYTE OUT
                      => readbyte_byte,
    SEQUENCE DONE OUT => readbyte done,
                      => sdio.
    SDIO IN
    SCLK OUT
                      => sclk readbyte
    );
-- Sync SPI SDIO Line
sdio i <= SDIO INOUT;
PROC_I2C_LINES_SYNC: process(CLK_IN)
begin
  if (rising edge (CLK IN)) then
    if ( RESET IN = '1' ) then
      sdio x <= '1';
      sdio <= '1';
    else
      sdio x <= sdio i;
      sdio <= sdio_x;</pre>
    end if;
  end if;
end process PROC_I2C_LINES_SYNC;
PROC_I2C_MASTER_TRANSFER: process(CLK_IN)
begin
  if ( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
                             <= '1';
       spi busy
      sendbyte_seq_start
                            <= '0';
                            <= '0';
      readbyte_seq_start
      sendbyte byte
                             <= (others => '0');
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 18/253
       wait_timer_start
                            <= '0';
                            <= (others => '0');
      reg data
                            <= '0';
      read seg ctr
      STATE
                            <= S RESET;
     else
       spi busy
                            <= spi busy x;
      sendbyte seg start
                            <= sendbyte seg start x;
      readbyte_seq_start
                            <= readbyte seg start x;
                            <= sendbyte byte x;
      sendbyte byte
      wait timer start
                            <= wait timer start x;
      reg data
                            <= reg data x;
      read seg ctr
                            <= read seg ctr x;
      STATE
                            <= NEXT STATE;
     end if;
  end if;
end process PROC I2C MASTER TRANSFER;
PROC_I2C_MASTER: process(STATE,
                         spi_start,
                         wait_timer_done,
                         sendbyte done,
                         readbyte_done
begin
  -- Defaults
  takeover sdio
                          <= '0';
                          <= '0';
  sclk_o
  csb o
                          <= '0';
                          <= '1';
  spi busy x
  sendbyte_seq_start_x
                         <= '0';
  sendbyte_byte_x
                          <= (others => '0');
  readbyte seg start x
                         <= '0';
                          <= '0';
  wait_timer_start_x
  reg data x
                          <= reg data;
  read seg ctr x
                          <= read seg ctr;
  case STATE is
    when S RESET =>
      reg_data_x <= (others => '0');
      NEXT STATE <= S IDLE;
    when S IDLE =>
                   <= '1';
      csb o
      if (spi start = '1') then
        reg_data_x <= x"8000_0000"; -- Set Running , clear all other bits
        NEXT STATE <= S START;
      else
        spi_busy_x
                       <= '0';
        reg_data_x
                     <= reg_data and x"7fff_fffff"; -- clear running bit;</pre>
        read_seq_ctr_x <= '0';</pre>
        NEXT_STATE
                     <= S IDLE;
      end if;
      -- SPI START Sequence
    when S START =>
      wait_timer_start_x <= '1';</pre>
      NEXT STATE
                         <= S_START_WAIT;
    when S START WAIT =>
```

```
stdin
Aug 17, 14 0:32
                                                                       Page 19/253
       if (wait_timer_done = '0') then
         NEXT_STATE <= S_START_WAIT;</pre>
       else
         takeover sdio <= '1';
         NEXT_STATE <= S_SEND_CMD_A;</pre>
       end if;
       -- I2C SEND CMD Part1
     when S SEND CMD A =>
       takeover sdio
                                    <= '1';
       sendbyte_byte_x(7)
                                    <= spi rw bit;
       sendbyte byte x(6 downto 5) <= "00";
       sendbyte byte x(4 downto 0) <= spi registerid(12 downto 8);
       sendbyte seg start x
                                    <= '1';
       NEXT STATE
                                    <= S SEND CMD A WAIT;
     when S_SEND_CMD_A_WAIT =>
       takeover sdio <= '1';
       if (sendbyte_done = '0') then
         NEXT_STATE <= S_SEND_CMD_A_WAIT;</pre>
         NEXT STATE <= S SEND CMD B;
       end if;
       -- I2C SEND CMD Part1
     when S_SEND_CMD_B =>
       takeover sdio
                                    <= '1';
       sendbyte_byte_x(7 downto 0) <= spi_registerid(7 downto 0);</pre>
       sendbyte_seq_start_x
                                    <= '1';
                                    <= S_SEND_CMD_B_WAIT;
       NEXT_STATE
     when S_SEND_CMD_B_WAIT =>
       takeover_sdio <= '1';
       if (sendbyte done = '0') then
         NEXT_STATE <= S_SEND_CMD_B_WAIT;</pre>
         if (spi rw bit = '1') then
           NEXT STATE
                              <= S GET DATA;
         else
           NEXT STATE
                              <= S SEND DATA;
         end if;
       end if;
       -- I2C SEND DataWord
     when S_SEND_DATA =>
                               <= '1';
       takeover_sdio
       sendbyte_byte_x
                               <= spi_register_data;
       sendbyte_seq_start_x <= '1';</pre>
       NEXT_STATE
                               <= S SEND DATA WAIT;
     when S_SEND_DATA_WAIT =>
       takeover_sdio <= '1';</pre>
       if (sendbyte done = '0') then
         NEXT_STATE <= S_SEND_DATA_WAIT;</pre>
       else
         NEXT_STATE <= S_STOP;</pre>
       end if;
       -- I2C GET DataWord
     when S_GET_DATA =>
       readbyte_seq_start_x <= '1';</pre>
       NEXT STATE
                               <= S GET DATA WAIT;
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 20/253
    when S_GET_DATA_WAIT =>
      if (readbyte_done = '0') then
        NEXT STATE <= S GET DATA WAIT;
        reg data x(7 downto 0) <= readbyte byte;
        NEXT STATE
                               <= S STOP;
      end if;
      -- SPI STOP Sequence
    when S STOP =>
                            <= '1';
      wait timer start x
      NEXT STATE
                            <= S STOP WAIT;
    when S STOP WAIT =>
      if (wait timer done = '0') then
        NEXT STATE <= S STOP WAIT;
        reg_data_x <= reg_data or x"4000_0000"; -- Set DONE Bit
        NEXT_STATE <= S_IDLE;</pre>
      end if;
  end case;
end process PROC_I2C_MASTER;
-- TRBNet Slave Bus
     Write bit definition
     ______
                              0 => don't do anything on SPI,
     D[31]
              SPI_GO
                              1 => start SPI access
              SPI_ACTION
     D[30]
                              0 => write byte, 1 => read byte
     D[20:8] SPI CMD
                              SPI Register Id
     D[7:0] SPI DATA
                              data to be written
     Read bit definition
     ______
     D[31]
              RUNNING
                              whatever
     D[30]
              SPI DONE
                              whatever
     D[29:21] reserved
                              reserved
     D[20:16] debug
                              subject to change, don't use
     D[15:8] reserved
                              reserved
     D[7:0] SPI_DATA
                              result of SPI read operation
PROC_SLAVE_BUS: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if ( RESET_IN = '1' ) then
      slv_data_out_o
                         <= (others => '0');
      slv_no_more_data_o <= '0';
      slv_unknown_addr_o <= '0';</pre>
                        <= '0';
      slv_ack_o
      spi_start
                         <= '0';
      command ack o
                         <= '0';
                              <= (others => '0');
      spi_chipid
      spi rw bit
                              <= '0';
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 21/253
      spi_registerid
                               <= (others => '0');
                          <= (others => '0');
      spi_register_data
      spi_register_value_read <= (others => '0');
      slv data out o
                       <= (others => '0');
      slv unknown addr o <= '0';
      slv no more data o <= '0';
      spi start
                         <= '0';
                         <= '0';
      command ack o
       --if (spi busy = '0' and INTERNAL COMMAND IN(31) = '1') then
      -- spi_rw_bit <= INTERNAL_COMMAND_IN(30);
-- spi_registerid <= INTERNAL_COMMAND_IN(20);
                              <= INTERNAL_COMMAND_IN(20 downto 8);</pre>
       -- spi register data <= INTERNAL COMMAND IN(7 downto 0);
       -- spi_start <= '1';
      -- command_ack_o
                             <= '1';
       -- slv ack o
                             <= '1';
       --elsif (SLV_WRITE_IN = '1') then
      if (SLV WRITE IN = '1') then
        if (spi_busy = '0' and SLV_DATA_IN(31) = '1') then
                       <= SLV_DATA_IN(30);
           spi_rw_bit
           spi_registerid <= SLV_DATA_IN(20 downto 8);</pre>
           spi_register_data <= SLV_DATA_IN(7 downto 0);</pre>
           spi_start <= '1';
           slv_ack_o
                             <= '1';
         else
          slv_ack_o
                            <= '1';
         end if;
       elsif (SLV_READ_IN = '1') then
         if (spi busy = '1') then
           slv_no_more_data_o <= '1';
           slv ack o
                             <= '0';
         else
           slv data out o
                             <= reg data;
          slv ack o
                              <= '1';
         end if;
       else
         slv ack o
                              <= '0';
      end if;
    end if;
  end if;
end process PROC_SLAVE_BUS;
-- Output Signals
-- SPI Outputs
                <= sdio_sendbyte when (takeover_sdio = '1')</pre>
SDIO INOUT
                   else 'Z';
                 <= sclk o or
SCLK OUT
                    sclk_sendbyte or
                    sclk_readbyte;
```

```
stdin
 Aug 17, 14 0:32
                                                                     Page 22/253
  CSB_OUT
                  <= csb o;
  COMMAND_ACK_OUT <= command_ack_o;
  -- Slave Bus
  SLV_DATA_OUT
                      <= slv_data_out_o;
 SLV NO MORE DATA OUT <= slv no more data o;
  SLV UNKNOWN ADDR OUT <= slv unknown addr o;
 SLV ACK OUT
                     <= slv ack o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity adc_spi_readbyte is
 generic (
    SPI_SPEED : unsigned(7 downto 0) := x"32"
 port(
    CLK_IN
                      : in std_logic;
                        : in std logic;
    RESET IN
    START IN
                      : in std logic;
                        : out std_logic_vector(7 downto 0);
    BYTE OUT
    SEQUENCE_DONE_OUT : out std_logic;
    -- SPI connections
    SDIO IN
                        : in std_logic;
    SCLK_OUT
                      : out std_logic
    );
end entity;
architecture Behavioral of adc spi readbyte is
  -- Send Byte
 signal sclk o
                           : std logic;
                           : std logic;
 signal spi_start
  signal sequence_done_o
                           : std logic;
 signal spi_byte
                           : unsigned(7 downto 0);
 signal bit_ctr
                           : unsigned(3 downto 0);
 signal spi_ack_o : std_logic;
  signal wait_timer_start : std_logic;
  signal sequence_done_o_x : std_logic;
 signal spi_byte_x
signal bit_ctr_x
: unsigned(7 downto 0);
signal bit_ctr_x
: unsigned(3 downto 0);
 signal spi_ack_o_x : std_logic;
  signal wait_timer_start_x : std_logic;
  type STATES is (S_IDLE,
                  S_UNSET_SCKL,
                  S_UNSET_SCKL_HOLD,
                  S_GET_BIT,
                  S SET SCKL,
                  S_NEXT_BIT,
                  S_DONE
                  );
```

```
stdin
 Aug 17, 14 0:32
                                                                     Page 23/253
 signal STATE, NEXT_STATE : STATES;
 -- Wait Timer
 signal wait timer done : std logic;
begin
 -- Timer
 timer static 1: timer static
   generic map(
     CTR WIDTH => 8,
     CTR END => to integer(SPI SPEED srl 1)
   port map (
     CLK IN
                => CLK_IN,
=> RESET_IN,
     RESET IN
     TIMER_START_IN => wait_timer_start,
     TIMER DONE OUT => wait timer done
 PROC_READ_BYTE_TRANSFER: process(CLK_IN)
 begin
   if ( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
       sequence_done_o <= '0';
       wait_timer_start <= '0';</pre>
       STATE
                      <= S_IDLE;
     else
       sequence done o <= sequence done o x;
       spi_byte <= spi_byte_x;
       bit_ctr <= bit_ctr_x;
spi_ack_o <= spi_ack_o_x;
        wait_timer_start <= wait_timer_start_x;</pre>
       STATE
                        <= NEXT STATE;
     end if;
   end if;
 end process PROC_READ_BYTE_TRANSFER;
 PROC_READ_BYTE: process(STATE,
                          START IN.
                          wait timer done,
                          bit ctr
                          )
 begin
                    <= '0';
   sclk o
   sequence_done_o_x <= '0';
   spi_byte_x <= spi_byte;
bit_ctr_x <= bit_ctr;</pre>
   spi_ack_o_x <= spi_ack_o;
   wait_timer_start_x <= '0';</pre>
   case STATE is
     when S IDLE =>
       if (START_IN = '1') then
                        <= (others => '0');
<= x"7";</pre>
         spi_byte_x
         bit_ctr_x
         wait_timer_start_x <= '1';</pre>
         NEXT_STATE
                      <= S_UNSET_SCKL;
        else
         NEXT STATE
                            <= S IDLE;
```

```
stdin
 Aug 17, 14 0:32
                                                                       Page 24/253
        end if;
        -- SPI Read byte
      when S UNSET SCKL =>
        wait_timer_start_x <= '1';</pre>
        NEXT STATE
                              <= S UNSET SCKL HOLD;
      when S UNSET SCKL HOLD =>
        if (wait timer done = '0') then
          NEXT STATE <= S UNSET SCKL HOLD;
          NEXT STATE <= S GET BIT;
        end if;
      when S GET BIT =>
        spi byte x(0)
                           <= SDIO IN;
        wait_timer_start_x <= '1';</pre>
        NEXT STATE
                           <= S SET SCKL;
      when S_SET_SCKL =>
        sclk_o <= '1';
        if (wait timer done = '0') then
         NEXT_STATE <= S_SET_SCKL;</pre>
          wait timer start x <= '1';</pre>
          NEXT_STATE <= S_NEXT_BIT;</pre>
        end if;
      when S_NEXT_BIT =>
        sclk_o <= '1';
        if (\overline{bit} \ ctr > 0) then
         bit ctr x
                             <= bit ctr - 1;
          spi_byte_x
                           <= spi_byte sll 1;
          wait timer start x <= '1';</pre>
          NEXT_STATE
                            <= S_UNSET_SCKL;</pre>
          NEXT STATE
                           <= S DONE;
        end if;
      when S DONE =>
        sclk o <= '1';
        sequence_done_o_x <= '1';</pre>
        NEXT STATE
                          <= S IDLE;
    end case;
  end process PROC_READ_BYTE;
  -- Output Signals
 SEQUENCE_DONE_OUT <= sequence_done_o;</pre>
 BYTE OUT
                <= spi byte;
  -- I2c Outputs
 SCLK OUT <= sclk o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

```
stdin
Aug 17, 14 0:32
                                                                      Page 25/253
library work;
use work.nxyter_components.all;
entity adc_spi_sendbyte is
 generic (
   SPI SPEED : unsigned(7 downto 0) := x"32"
 port(
   CLK IN
                         : in std logic;
   RESET IN
                         : in std_logic;
   START IN
                        : in std logic;
   BYTE IN
                         : in std_logic_vector(7 downto 0);
   SEQUENCE DONE OUT : out std logic;
   -- SPI connections
                         : out std logic;
   SCLK OUT
   SDIO OUT
                         : out std logic
   );
end entity;
architecture Behavioral of adc_spi_sendbyte is
 -- Send Byte
 signal sclk_o
                           : std_logic;
 signal sdio o
                           : std logic;
 signal spi_start
                           : std logic;
 signal sequence_done_o
                           : std logic;
 signal spi_byte
signal bit_ctr
                           : unsigned(7 downto 0);
                           : unsigned(3 downto 0);
 signal wait_timer_start : std_logic;
 signal sequence done o x : std logic;
 signal spi_byte_x
signal bit_ctr_x
: unsigned(7 downto 0);
signal bit_ctr_x
: unsigned(3 downto 0);
 signal wait timer start x : std logic;
 type STATES is (S IDLE,
                  S SET SDIO,
                  S_SET_SCLK,
                  S NEXT BIT,
                  S DONE
                  );
 signal STATE, NEXT_STATE : STATES;
 -- Wait Timer
 signal wait_timer_done : std_logic;
begin
 -- Timer
 timer_static_1: timer_static
   generic map (
     CTR WIDTH => 8,
     CTR_END => to_integer(SPI_SPEED srl 1)
   port map (
     CLK IN
                     => CLK_IN,
                 => RESET_IN,
     RESET_IN
     TIMER START IN => wait timer start,
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 26/253
    TIMER_DONE_OUT => wait_timer_done
PROC SEND BYTE TRANSFER: process(CLK IN)
  if ( rising edge (CLK IN) ) then
    if ( RESET IN = '1' ) then
      sequence done o <= '0';
      bit ctr <= (others => '0');
      wait timer start <= '0';
      STATE
                     <= S IDLE;
    else
      sequence_done_o <= sequence_done_o_x;</pre>
      spi_byte <= spi_byte_x;
      bit ctr
                      <= bit ctr x;
      wait timer start <= wait timer start x;</pre>
      STATE
                 <= NEXT STATE;
    end if;
  end if;
end process PROC_SEND_BYTE_TRANSFER;
PROC SEND BYTE: process(STATE,
                        START_IN,
                        wait_timer_done,
                        bit ctr
begin
                     <= '0';
  sdio o
                     <= '0';
  sclk_o
  sequence_done_o_x <= '0';</pre>
  spi byte x <= spi byte;
  bit_ctr_x
                     <= bit ctr;
  wait_timer_start_x <= '0';</pre>
  case STATE is
    when S IDLE =>
      if (START IN = '1') then
        spi byte x
                        <= BYTE IN;
                    <= x"7";
        bit ctr x
        wait timer start x <= '1';</pre>
        NEXT STATE
                          <= S SET SDIO;
        NEXT STATE <= S IDLE;
      end if;
    when S_SET_SDIO =>
      sdio_o <= spi_byte(7);</pre>
      if (wait_timer_done = '0') then
        NEXT STATE
                           <= S SET SDIO;
      else
        wait_timer_start_x <= '1';</pre>
        NEXT STATE <= S SET SCLK;
      end if;
    when S_SET_SCLK =>
      sdio_o <= spi_byte(7);</pre>
      sclk_o <= '1';
      if (wait_timer_done = '0') then
        NEXT STATE
                        <= S SET SCLK;
      else
        NEXT_STATE
                           <= S_NEXT_BIT;
      end if;
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 27/253
     when S NEXT BIT =>
       sdio_o <= spi_byte(7);</pre>
       sclk o <= '1';
       if (bit_ctr > 0) then
         bit ctr x
                           <= bit_ctr - 1;
         spi byte x
                          <= spi byte sll 1;
         wait_timer_start_x <= '1';</pre>
         NEXT STATE
                         <= S SET SDIO;
       else
         NEXT STATE
                         <= S DONE;
       end if;
     when S DONE =>
       sdio o <= spi byte(7);
       sclk o <= '1';
       sequence_done_o_x <= '1';</pre>
       NEXT STATE
                           <= S IDLE;
   end case;
 end process PROC_SEND_BYTE;
 -- Output Signals
 SEQUENCE DONE OUT <= sequence done o;
 -- SPI Outputs
 SDIO_OUT <= sdio_o;
 SCLK OUT <= sclk o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity bus async trans is
 generic (
   BUS WIDTH: integer range 2 to 32 := 8;
   NUM_FF : integer range 2 to 4 := 2
   );
 port (
   CLK IN
              : in std_logic;
   RESET IN : in std_logic;
   SIGNAL_A_IN : in std_logic_vector(BUS_WIDTH - 1 downto 0);
   SIGNAL_OUT : out std_logic_vector(BUS_WIDTH - 1 downto 0)
   );
end entity;
architecture Behavioral of bus_async_trans is
 type buffer t is array(0 to NUM FF - 1) of
   std_logic_vector(BUS_WIDTH - 1 downto 0);
 signal signal ff
                     : buffer t;
begin
 -- Clock CLK IN Domain
```

```
stdin
 Aug 17, 14 0:32
                                                                     Page 28/253
  PROC_SYNC_SIGNAL: process(CLK_IN)
    if (rising edge (CLK IN)) then
      signal ff(NUM FF - 1) <= SIGNAL A IN;
      if( RESET_IN = '1' ) then
       for i in NUM_FF - 2 downto 0 loop
         signal ff(i)
                              <= (others => '0');
        end loop;
      else
        for i in NUM FF - 2 downto 0 loop
         signal ff(i) <= signal ff(i + 1);
        end loop;
      end if;
    end if;
  end process PROC SYNC SIGNAL;
  -- Output Signals
 SIGNAL OUT
                <= signal ff(0);
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity debug_multiplexer is
 generic (
   NUM_PORTS : integer range 1 to 32 := 1
    );
 port(
    CLK_IN
                      : in std_logic;
   RESET_IN
                       : in std logic;
    DEBUG LINE IN
                      : in debug array t(0 to NUM PORTS-1);
    DEBUG LINE OUT
                      : out std logic vector(15 downto 0);
    -- Slave bus
    SLV READ IN
                        : in std logic;
    SLV WRITE IN
                        : in std logic;
                      : out std_logic_vector(31 downto 0);
    SLV_DATA_OUT
   SLV_DATA_IN : in std_logic_vector(31 downto 0);
SLV_ADDR_IN : in std_logic_vector(15 downto 0);
SLV_ACK_OUT : out std_logic;
    SLV_NO_MORE_DATA_OUT : out std_logic;
    SLV_UNKNOWN_ADDR_OUT : out std_logic
   );
end entity;
architecture Behavioral of debug_multiplexer is
  -- Multiplexer
 signal port_select
                            : std_logic_vector(7 downto 0);
 signal debug_line_o
                            : std_logic_vector(15 downto 0);
  -- Checkerboard
                            : unsigned(15 downto 0);
 signal checker counter
 -- Slave Bus
 signal slv data out o
                            : std logic vector(31 downto 0);
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 29/253
 signal slv_no_more_data_o : std_logic;
 signal slv_unknown_addr_o : std_logic;
                      : std_logic;
 signal slv ack o
begin
 PROC MULTIPLEXER: process(port select,
                           DEBUG LINE IN)
   if (unsigned(port_select) < NUM_PORTS) then
     debug line o
       DEBUG_LINE_IN(to_integer(unsigned(port_select)));
   elsif (unsigned(port select) = NUM PORTS) then
     -- Checkerboard
     debug line o
                              <= checker counter;
   else
     debug line o
                              <= (others => '1');
   end if;
 end process PROC MULTIPLEXER;
 PROC_CHECKERBOARD: process(CLK IN)
 begin
   if ( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
       checker counter <= (others => '0');
       checker counter <= checker counter + 1;
     end if;
   end if;
 end process PROC CHECKERBOARD;
 PROC_SLAVE_BUS: process(CLK_IN)
 begin
   if (rising edge (CLK IN)) then
     if( RESET_IN = '1' ) then
       slv data out o
                           <= (others => '0');
       slv_no_more_data_o <= '0';
       slv unknown addr o <= '0';
       slv ack o
                           <= '0';
       port select
                           <= (others => '0');
     else
       slv ack o
                          <= '1';
       slv unknown addr o <= '0';
       slv_no_more_data_o <= '0';</pre>
       slv_data_out_o
                        <= (others => '0');
       if (SLV WRITE IN = '1') then
         case SLV ADDR IN is
           when x'''0000''' =>
             if (unsigned(SLV_DATA_IN(7 downto 0)) < NUM_PORTS + 1) then
               port_select
                                        <= SLV_DATA_IN(7 downto 0);
             end if;
                                         <= '1';
             slv ack o
           when others =>
             slv_unknown_addr_o
                                        <= '1';
                                         <= '0';
             slv_ack_o
         end case;
       elsif (SLV_READ_IN = '1') then
         case SLV_ADDR_IN is
           when x"0000" =>
```

```
stdin
 Aug 17, 14 0:32
                                                                   Page 30/253
             slv_data_out_o(7 downto 0) <= port_select;</pre>
             slv_data_out_o(31 downto 8) <= (others => '0');
           when others =>
                                         <= '1';
             slv_unknown_addr_o
                                         <= '0';
             slv ack o
         end case;
       else
                                         <= '0';
         slv ack o
        end if;
     end if;
   end if;
 end process PROC SLAVE BUS;
  -- Output Signals
 SLV DATA OUT
                    <= slv_data_out_o;
 SLV_NO_MORE_DATA_OUT <= slv_no_more_data_o;</pre>
 SLV UNKNOWN ADDR OUT <= slv unknown addr o;
 SLV ACK OUT
                     <= slv ack o;
 DEBUG LINE OUT
                      <= debug line o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity fifo_44_data_delay_my is
   port (
       Dat.a
                     : in std logic vector(43 downto 0);
       Clock
                     : in std logic;
       WrEn
                     : in std logic;
       RdEn
                     : in std logic;
                    : in std logic;
       Reset.
       AmEmptyThresh : in std_logic_vector(7 downto 0);
       0
                     : out std logic vector(43 downto 0);
       Empty
                     : out std logic;
       Full
                     : out std_logic;
       AlmostEmpty : out std_logic;
                     : out std_logic_vector(15 downto 0)
       DEBUG OUT
       );
end entity;
architecture Behavioral of fifo_44_data_delay_my is
 constant BUS_WIDTH
                      : integer := 8;
                         : integer := 44;
 constant DATA WIDTH
 constant FULL_LEVEL
                         : unsigned(BUS_WIDTH - 1 downto 0) := (others => '1');
 signal write_address
                         : std_logic_vector(BUS_WIDTH - 1 downto 0);
                         : std_logic_vector(DATA_WIDTH - 1 downto 0);
 signal write_data
 signal write_enable
                         : std logic;
 signal write_ctr
                         : unsigned(BUS_WIDTH - 1 downto 0);
                         : unsigned(BUS_WIDTH - 1 downto 0);
 signal write_ctr_x
 signal full_o
                         : std_logic;
```

```
stdin
 Aug 17, 14 0:32
                                                                          Page 31/253
 signal read_address
                         : std_logic_vector(BUS_WIDTH - 1 downto 0);
 signal read enable : std logic;
 signal read enable last : std logic;
 signal read_enable_last : std_logic;
signal read_ctr : unsigned(BUS_WIDTH - 1 downto 0);
signal read_ctr_x : unsigned(BUS_WIDTH - 1 downto 0);
signal read_data : std_logic_vector(DATA_WIDTH - 1 downto 0);
signal empty_o : std_logic;
signal empty_o_x : std_logic;
 signal almost_empty_o : std_logic;
 signal almost_empty_o_x : std_logic;
                    : std_logic_vector(DATA_WIDTH - 1 downto 0);
: std_logic_vector(DATA_WIDTH - 1 downto 0);
 signal 0 o
 signal Q_o x
begin
 DEBUG_OUT(0)
                            <= Clock;
                            <= WrEn;
 DEBUG_OUT(1)
                            <= write_enable;
 DEBUG_OUT(2)
 DEBUG OUT(3)
                            <= RdEn;
 DEBUG_OUT(4)
                            <= read enable;
 DEBUG_OUT(5)
                            <= read_enable_last;
 DEBUG OUT(6)
                            <= full o;
 DEBUG_OUT(7)
                            <= empty_o;
 DEBUG OUT(8)
                             <= almost_empty_o;</pre>
 DEBUG OUT(9)
                             <= Reset;
 DEBUG_OUT(15 downto 10) <=
   std_logic_vector(write_ctr - read_ctr)(5 downto 0);
 ______
 ram fifo delay 256x44 1: entity work.ram fifo delay 256x44
   port map (
      WrAddress => write address.
      RdAddress => read address,
               => write data,
               => not Reset,
      RdClock => Clock,
      RdClockEn => read enable,
              => Reset,
      Reset
      WrClock => Clock.
      WrClockEn => write enable,
      0
             => read data
      );
 -- RAM Handler
 PROC_MEM_WRITE_TRANSFER: process(Clock)
 begin
   if( rising_edge(Clock) ) then
      if( Reset = '1' ) then
        write_ctr <= (others => '0');
read gtr
        read_ctr <= (others => '0');
read_enable_last <= '0';
        Q_0
                              <= (others => '0');
      else
        write ctr
                    <= write_ctr_x;
<= read_ctr_x;
        read ctr
        read enable last <= read enable;
```

```
stdin
Aug 17, 14 0:32
                                                                Page 32/253
      Q_0
                          <= Q_o_x;
    end if;
  end if;
end process PROC MEM WRITE TRANSFER;
PROC MEM WRITE: process(WrEn,
                       Data,
                       write ctr,
                       read ctr.
                       read data,
                       read enable last,
                       full o.
                       empty o,
                       AmEmpt.vThresh
  variable delta ctr
                      : unsigned(BUS_WIDTH - 1 downto 0);
  variable full : std_logic;
                        : std logic;
  variable empty
  variable almost_empty : std_logic;
begin
  -- Fill Level
  delta ctr
                        := write ctr - read ctr;
  -- Empty
  if (delta_ctr = 0) then
    empty
                    := '1';
  else
                    := '0';
    empty
  end if;
  -- Almost Empty
  if (delta_ctr < unsigned(AmEmptyThresh)) then</pre>
    almost empty
                    := '1';
    almost empty
                    := '0';
  end if;
  if (delta_ctr = FULL_LEVEL) then
    full
  else
    full
                    := '0';
  end if;
  full o
               <= full;
           <= empty;
  empty o
  almost_empty_o <= almost_empty;</pre>
  -- FIFO Writes
  if (WrEn = '1' and full = '0') then
    write_address <= write_ctr;</pre>
    write data
                         <= Data;
    write_enable
                       <= '1';
                       <= write_ctr + 1;
    write_ctr_x
  else
    write address
                   <= (others => '0');
<= (others => '0');
    write_data
                      <= '0';
    write_enable
    write ctr x
                         <= write ctr;
```

```
stdin
 Aug 17, 14 0:32
                                                                  Page 33/253
   end if;
   -- FIFO Reads
   if (RdEn = '1' \text{ and empty } = '0') then
     read_address <= read_ctr;</pre>
                           <= '1';
     read enable
     read ctr x
                           <= read ctr + 1;
   else
                          <= (others => '0');
     read address
     read enable
                           <= '0';
     read ctr x
                           <= read ctr;
   end if;
   if (read enable last = '1') then
     0 o x
                          <= read data;
   else
     0 o_x
                          <= (others => '0');
   end if;
 end process PROC_MEM_WRITE;
  -- Output Signals
                <= Q_o;
           <= empty_o;
 Empty
                <= full o;
 Full
 AlmostEmpty <= almost_empty_o;
end Behavioral;
-- Gray Decoder
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
entity gray_decoder is
 generic (
   WIDTH: integer range 2 to 32:= 12 -- Register Width
   );
 port (
             : in std_logic;
   CLK_IN
   RESET IN : in std logic;
   -- Input
   GRAY_IN
              : in std_logic_vector(WIDTH - 1 downto 0);
   -- OUTPUT
   BINARY_OUT : out std_logic_vector(WIDTH - 1 downto 0)
   );
end entity;
architecture Behavioral of gray_decoder is
```

```
stdin
 Aug 17, 14 0:32
                                                                     Page 34/253
 signal binary_o : std_logic_vector(WIDTH - 1 downto 0);
begin -- Gray Decoder
  PROC_DECODER: process (CLK_IN)
   variable b : std logic vector(WIDTH -1 downto 0) := (others => '0');
   if( rising_edge(CLK_IN) ) then
     if( RESET IN = '1' ) then
       b := (others => '0');
       b(WIDTH - 1) := GRAY IN(WIDTH - 1);
       for I in (WIDTH - 2) downto 0 loop
        b(I) := b(I + 1) \text{ xor GRAY IN}(I);
        end loop;
     end if;
    end if;
   binary_o <= b;
  end process PROC_DECODER;
-- Output
 BINARY_OUT <= binary_o;
end Behavioral;
-- Gray EnCcoder
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity gray encoder is
 generic (
    WIDTH: integer range 2 to 32 := 12 -- Register Width
    );
 port (
               : in std logic;
   CLK IN
   RESET_IN
               : in std_logic;
    -- Input
    BINARY IN
               : in std_logic_vector(WIDTH - 1 downto 0);
    -- OUTPUT
   GRAY_OUT
               : out std_logic_vector(WIDTH - 1 downto 0)
   );
end entity;
architecture Behavioral of gray encoder is
 signal gray_o : std_logic_vector(WIDTH - 1 downto 0);
begin
  PROC ENCODER: process (CLK IN)
    if( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
```

```
stdin
Aug 17, 14 0:32
                                                                       Page 35/253
        gray_o <= (others => '0');
      else
        gray_o(WIDTH - 1) <= BINARY IN(WIDTH -1);</pre>
        for I in (WIDTH - 2) downto 0 loop
          gray_o(I) <= BINARY_IN(I + 1) xor BINARY_IN(I);</pre>
        end loop;
     end if;
   end if;
 end process PROC ENCODER;
 -- Output
 GRAY OUT <= gray o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity level_to_pulse is
 port (
   CLK IN
                  : in std_logic;
   RESET_IN
                  : in std_logic;
   LEVEL_IN
                  : in std_logic;
   PULSE OUT
                  : out std_logic
   );
end entity;
architecture Behavioral of level_to_pulse is
 type STATES is (IDLE,
                  WAIT_LOW
                );
 signal STATE, NEXT_STATE : STATES;
 signal pulse_o
                          : std_logic;
begin
 PROC CONVERT TRANSFER:process(CLK IN)
 begin
   if ( rising_edge(CLK_IN) ) then
     if (RESET IN = '1') then
        STATE
                  <= IDLE;
     else
        STATE
                  <= NEXT STATE;
     end if;
   end if;
 end process PROC_CONVERT_TRANSFER;
 PROC_CONVERT: process(STATE,
                        LEVEL_IN
 begin
   case STATE is
      when IDLE =>
        if (LEVEL IN = '1') then
```

```
stdin
 Aug 17, 14 0:32
                                                                    Page 36/253
          pulse_o
                      <= '1';
          NEXT_STATE <= WAIT_LOW;
        else
          pulse o
                      <= '0';
         NEXT_STATE <= IDLE;
        end if;
      when WAIT LOW =>
                     <= '0';
        pulse o
        if (LEVEL IN = '0') then
         NEXT STATE <= IDLE;
        else
         NEXT STATE <= WAIT LOW;
        end if;
    end case;
 end process PROC CONVERT;
 -- Output Signals
 PULSE_OUT <= pulse_o;</pre>
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
library work;
use work.trb_net_std.all;
use work.trb_net_components.all;
use work.trb3 components.all;
use work.nxyter_components.all;
entity nx data delay is
 port(
    CLK IN
                          : in std logic;
    RESET IN
                          : in std logic;
    -- Signals
    DATA IN
                          : in std logic vector(43 downto 0);
                          : in std logic;
    DATA_CLK_IN
    DATA OUT
                           : out std logic vector(43 downto 0);
    DATA CLK OUT
                           : out std logic;
                          : in std_logic_vector(7 downto 0);
    FIFO_DELAY_IN
    -- Slave bus
    SLV READ IN
                          : in std logic;
    SLV_WRITE_IN
                          : in std logic;
    SLV_DATA_OUT
                          : out std_logic_vector(31 downto 0);
                          : in std_logic_vector(31 downto 0);
    SLV_DATA_IN
                          : in std logic vector(15 downto 0);
    SLV ADDR IN
    SLV_ACK_OUT
                          : out std_logic;
    SLV_NO_MORE_DATA_OUT : out std_logic;
    SLV_UNKNOWN_ADDR_OUT : out std_logic;
    DEBUG_OUT
                          : out std_logic_vector(15 downto 0)
    );
end entity;
architecture Behavioral of nx data delay is
```

| Aug 17, 14 0:32 | stdin | Page 37/253 |
|--|--|-------------|
| Input FFs signal data_in_f signal data_clk_in_f | <pre>: std_logic_vector(43 downto 0); : std_logic;</pre> | |
| FIFO Write Handler signal fifo_full signal fifo_write_enable signal fifo_reset | <pre>: std_logic; : std_logic; : std_logic;</pre> | |
| signal fifo_reset_p signal fifo_reset_l | : std_logic; : std_logic; | |
| FIFO READ signal fifo_data_o signal fifo_read_enable signal fifo_empty signal fifo_almost_empty | <pre>: std_logic_vector(43 downto 0); : std_logic; : std_logic; : std_logic;</pre> | |
| signal fifo_read_enable_t signal fifo_read_enable_tt signal data_o signal data_clk_o | <pre>: std_logic; : std_logic; : std_logic_vector(43 downto 0); : std_logic;</pre> | |
| Fifo Delay signal fifo_delay signal fifo_delay_reset | <pre>: std_logic_vector(7 downto 0); : std_logic;</pre> | |
| Frame Rate Counter signal rate_timer signal frame_rate_in_ctr_t signal frame_rate_out_ctr_t signal frame_rate_input signal frame_rate_output | : unsigned(27 downto 0); | |
| Error Status signal data_clk_shift signal frame_dt_error signal frame_dt_error_ctr signal frame_rate_error | <pre>: std_logic_vector(3 downto 0); : std_logic; : unsigned(15 downto 0); : std_logic;</pre> | |
| signal data_clk_out_shift signal frame_dt_out_error signal frame_dt_out_error_ct signal frame_rate_out_error | | |
| signal error_o | : std_logic; | |
| Slave Bus signal slv_data_o signal slv_no_more_data_o signal slv_unknown_addr_o signal slv_ack_o signal fifo_reset_r signal debug_r | <pre>: std_logic_vector(31 downto 0); : std_logic; : std_logic; : std_logic; : std_logic; : std_logic;</pre> | |
| Misc signal debug_fifo | : std_logic_vector(15 downto 0); | |
| begin | | |
| Debug PROC_DEBUG_MULTIPLEXER: proc | ess(debug_r) | |

```
stdin
Aug 17, 14 0:32
                                                                   Page 38/253
begin
  if (debug_r = '0') then
    DEBUG OUT(0)
                            <= CLK IN;
    DEBUG OUT(1)
                            <= DATA CLK IN;
    DEBUG_OUT(2)
                            <= fifo_reset;
    DEBUG OUT(3)
                            <= fifo full;
    DEBUG OUT(4)
                            <= fifo write enable;
    DEBUG OUT(5)
                            <= fifo empty;
                            <= fifo almost empty;
    DEBUG_OUT(6)
                            <= fifo read enable;
    DEBUG OUT(7)
                            <= fifo read enable t;
    DEBUG_OUT(8)
                            <= fifo read enable tt;
    DEBUG OUT(9)
    DEBUG OUT(10)
                            <= data clk o;
    DEBUG OUT(15 downto 11) <= (others => '0');
  else
                            <= debug_fifo;
    DEBUG OUT
  end if;
end process PROC DEBUG MULTIPLEXER;
-- FIFO Delay Handler
                    <= DATA_IN when rising_edge(CLK_IN);</pre>
data_in_f
data_clk_in_f
                    <= DATA CLK IN when rising edge(CLK IN);
fifo_44_data_delay_my_1: fifo_44_data_delay_my
  port map (
    Data
                  => data_in_f,
    Clock
                  => CLK_IN,
    WrEn
                  => fifo write enable,
    RdEn
                  => fifo_read_enable,
                  => fifo_reset,
    Reset
    AmEmptyThresh => fifo delay,
                  => fifo_data_o,
    Q
    Empty
                  => fifo empty,
    Full
                  => fifo full,
    AlmostEmpty
                  => fifo almost empty,
    DEBUG_OUT
                  => debug_fifo
    );
fifo_read_enable
                             <= not fifo_almost_empty;
fifo reset
                             <= RESET_IN or fifo_reset_l;</pre>
fifo write enable
                             <= data clk in f and not fifo full;
fifo_reset_p <= fifo_reset_r or fifo_delay_reset;</pre>
pulse_to_level_FIFO_RESET: pulse_to_level
  generic map (
    NUM_CYCLES => 3
  port map (
    CLK_IN => CLK_IN,
    RESET IN => RESET IN,
    PULSE_IN => fifo_reset_p,
    LEVEL_OUT => fifo_reset_1
    );
-- FIFO Read Handler
PROC FIFO READ: process(CLK IN)
begin
  if (rising_edge(CLK_IN)) then
    if (RESET_IN = '1' or fifo_delay_reset = '1') then
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 39/253
      fifo_read_enable_t <= '0';</pre>
      fifo_read_enable_tt <= '0';</pre>
                           <= (others => '0');
      data o
                           <= '0';
      data_clk_o
    else
       -- Read enable
       fifo read_enable_t <= fifo_read_enable;</pre>
      fifo read enable tt <= fifo read enable t;
      if (fifo_read_enable_tt = '1') then
        data_o <= fifo_data_o;</pre>
        data clk o
                          <= '1';
       else
        data o
                          <= x"fff ffff ffff";
                           <= '0';
        data clk o
      end if;
     end if;
  end if;
end process PROC_FIFO_READ;
PROC FIFO DELAY: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if (RESET IN = '1') then
      fifo_delay
                          <= x"02";
      fifo_delay_reset
                             <= '0';
    else
      fifo_delay_reset
                             <= '0';
      if ((FIFO_DELAY_IN /= fifo_delay)) then
          fifo delay
                             <= FIFO DELAY IN;
          fifo_delay_reset <= '1';</pre>
         fifo delay reset
                             <= '0';
      end if;
    end if;
  end if;
end process PROC FIFO DELAY;
PROC CAL RATES: process (CLK IN)
begin
  if ( rising_edge(CLK_IN) ) then
     if (RESET IN = '1') then
      rate_timer
                        <= (others => '0');
       frame_rate_input <= (others => '0');
       frame_rate_output <= (others => '0');
      frame_rate_in_ctr_t <= (others => '0');
      frame_rate_out_ctr_t <= (others => '0');
    else
       if (rate_timer < x"5f5e100") then
        if (DATA_CLK_IN = '1') then
          frame_rate_in_ctr_t
                                           <= frame_rate_in_ctr_t + 1;</pre>
         end if;
        if (data_clk_o = '1') then
          frame_rate_out_ctr_t
                                          <= frame_rate_out_ctr_t + 1;</pre>
        end if;
        rate_timer
                                           <= rate_timer + 1;
       else
                                           <= frame rate in ctr t;
         frame rate input
         frame_rate_in_ctr_t(27 downto 1) <= (others => '0');
         frame_rate_in_ctr_t(0)
                                          <= DATA_CLK_IN;
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 40/253
        frame_rate_output
                                          <= frame_rate_out_ctr_t;</pre>
        frame_rate_out_ctr_t(27 downto 1) <= (others => '0');
                                         <= data clk o;
        frame rate out ctr t(0)
                                          <= (others => '0');
        rate_timer
      end if;
    end if;
  end if;
end process PROC CAL RATES;
PROC_DATA_STREAM_DELTA_T: process(CLK_IN)
  if (rising edge(CLK IN)) then
    if (RESET_IN = '1') then
      data clk shift
                        \leq (others => '0');
      frame_dt_error_ctr
                             \leq (others => '0');
      frame dt error
                             <= '0';
                             <= (others => '0');
      data clk out shift
       frame dt out error ctr <= (others => '0');
                              <= '0';
      frame_dt_out_error
    else
       -- Frame
      data_clk_shift(0)
                                      <= DATA CLK IN;
      data_clk_shift(3 downto 1) <= data_clk_shift(2 downto 0);</pre>
      data_clk_out_shift(0)
                                      <= data_clk_o;
      data_clk_out_shift(3 downto 1) <= data_clk_out_shift(2 downto 0);</pre>
       case data_clk_shift is
        when "1100" | "1110" | "1111" | "0000" =>
          frame dt error ctr
                                      <= frame dt error ctr + 1;
          frame_dt_error
                                      <= '1';
        when others =>
          frame dt error
                                      <= '0';
       end case;
       case data clk out shift is
        when "1100" | "1110" | "1111" | "0000" =>
          frame_dt_out_error_ctr
                                      <= frame_dt_out_error_ctr + 1;</pre>
          frame_dt_out_error
        when others =>
          frame_dt_out_error
                                      <= '0';
      end case;
    end if;
  end if;
end process PROC_DATA_STREAM_DELTA_T;
-- TRBNet Slave Bus
-- Give status info to the TRB Slow Control Channel
PROC_FIFO_REGISTERS: process(CLK_IN)
begin
  if ( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
                              <= (others => '0');
      slv data o
```

| Aug 17, 14 0:32 | | stdin | Page 41/253 |
|--|---|--|-------------|
| slv_ack_o slv_unknown_addr_o slv_no_more_data_o fifo_reset_r debug_r else | <= '0 <= '0 <= '0 <= '0 <= '0 |)';)';)'; | |
| slv_data_o slv_unknown_addr_o slv_no_more_data_o fifo_reset_r | <= (c <= '0 <= '0 <= '0 |) <i>'</i> ; | |
| | downto 0) | <pre>) <= fifo_delay;) <= (others => '0'); <= '1';</pre> | |
| | | <pre>) <= frame_rate_input; 3) <= (others => '0'); <= '1';</pre> | |
| | | <pre>) <= frame_rate_output; 3) <= (others => '0'); <= '1';</pre> | |
| | | <pre>c) <= frame_dt_error_ctr; f) <= (others => '0'); fi <= '1';</pre> | |
| | | <pre>c) <= frame_dt_out_error_ctr; 5) <= (others => '0'); <= '1';</pre> | |
| when x"0005" => slv_data_o(0) slv_data_o(31 d slv_ack_o | lownto 1) | <= debug_r;) <= (others => '0'); <= '1'; | |
| when others => slv_unknown_add slv_ack_o end case; | lr_o | <= '1'; <= '0'; | |
| elsif (SLV_WRITE_IN case SLV_ADDR_IN is when x"0000" => fifo_reset_r slv_ack_o | | <pre>chen <= '1'; <= '1';</pre> | |
| when x"0005" => debug_r slv_ack_o | | <= SLV_DATA_IN(0); <= '1'; | |
| when others => slv_unknown_add slv_ack_o | lr_o | <= '1'; <= '0'; | |

```
stdin
 Aug 17, 14 0:32
                                                                    Page 42/253
         end case;
        else
                                       <= '0';
         slv ack o
        end if;
      end if;
    end if;
  end process PROC FIFO REGISTERS;
  -- Output Signals
  DATA OUT
                        <= data o;
 DATA_CLK_OUT
                        <= data_clk_o;
  SLV DATA OUT
                        <= slv data o;
  SLV NO MORE DATA OUT
                        <= slv no more data o;
  SLV_UNKNOWN_ADDR_OUT
                        <= slv_unknown_addr_o;
 SLV ACK OUT
                        <= slv ack o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.trb_net_std.all;
use work.trb_net_components.all;
use work.nxyter_components.all;
entity nx_data_receiver is
 generic (
    DEBUG ENABLE : boolean := false
    );
 port(
                          : in std_logic;
    CLK_IN
    RESET IN
                          : in std logic;
    TRIGGER_IN
                          : in std_logic;
    NX ONLINE IN
                          : in std logic;
    NX_CLOCK_ON_IN
                          : in std logic;
    -- nXyter Ports
    NX TIMESTAMP CLK IN
                          : in std logic;
    NX TIMESTAMP IN
                          : in std_logic_vector (7 downto 0);
    NX TIMESTAMP_RESET_OUT : out std_logic;
    -- ADC Ports
    ADC_CLK_DAT_IN
                          : in std_logic;
                          : in std_logic_vector(1 downto 0);
    ADC_FCLK_IN
                          : in std_logic_vector(1 downto 0);
    ADC_DCLK_IN
                          : out std_logic;
    ADC_SAMPLE_CLK_OUT
                          : in std_logic_vector(1 downto 0);
    ADC_A_IN
    ADC_B_IN
                          : in std_logic_vector(1 downto 0);
    ADC_NX_IN
                          : in std_logic_vector(1 downto 0);
    ADC_D_IN
                          : in std_logic_vector(1 downto 0);
                          : out std logic;
    ADC_SCLK_LOCK_OUT
    -- Outputs
                          : out std_logic_vector(43 downto 0);
    DATA OUT
   DATA_CLK_OUT
                          : out std_logic;
    -- Slave bus
    SLV_READ_IN
                          : in std_logic;
                          : in std_logic;
    SLV_WRITE_IN
                          : out std_logic_vector(31 downto 0);
    SLV_DATA_OUT
```

| Aug 17, 14 0:32 | stdin | Page 43/253 |
|---|---|-------------------------------|
| SLV_DATA_IN SLV_ADDR_IN SLV_ACK_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT | <pre>: in std_logic_vector(31 downto 0) : in std_logic_vector(15 downto 0) : out std_logic; : out std_logic; : out std_logic;</pre> | |
| ADC_TR_ERROR_IN DISABLE_ADC_OUT ERROR_OUT DEBUG_OUT); end entity; | <pre>: in std_logic; : out std_logic; : out std_logic; : out std_logic_vector(15 downto 0)</pre> |) |
| architecture Behavioral of | | |
| NX_TIMESTAMP_CLK Doma | .1n | |
| NX_TIMESTAMP_IN Proce signal nx_timestamp_dela signal nx_timestamp_dela signal nx_shift_register signal nx_frame_word_ff signal nx_frame_word_f | <pre>.y_f : unsigned(2 downto 0); .y : unsigned(2 downto 0); .delay : std logic vector(5 downto 1);</pre> | nto 0); nto 0); nto 0); |
| signal nx_frame_word_t signal nx_frame_clk_t | | |
| Frame Sync Process signal frame_byte_pos signal nx_frame_word signal nx_frame_clk signal nx_frame_clk_c100 | <pre>: unsigned(1 downto 0); : std_logic_vector(31 dow : std_logic; : std_logic;</pre> | vnto 0); |
| RS Sync FlipFlop signal nx_frame_synced signal rs_sync_set signal rs_sync_reset | <pre>: std_logic; : std_logic; : std_logic;</pre> | |
| NX Frame Delay signal nx_frame_word_s signal nx_frame_clk_s | : std_logic_vector(31 dow : std_logic; | vnto 0); |
| Clock Domain Transfer signal fifo_nx_reset_i signal fifo_nx_write_ena signal fifo_nx_empty signal fifo_nx_empty signal fifo_nx_data signal fifo_nx_data signal fifo_nx_data_clk_signal fifo_nx_data_clk_signal fifo_nx_data_clk_signal fifo_nx_data_clk signal nx_data_clk signal nx_data | : std_logic; ble : std_logic; cle : std_logic; : std_logic; : std_logic; : std_logic; : std_logic; tt : std_logic; | |
| ADC Ckl Generator signal adc_sclk_skip signal adc_sampling_clk | : std_logic; : std_logic; | |

| Aug 17, 14 0:32 | stdin | Page 44/253 |
|--|--|--------------|
| Aug 17, 14 0:32 signal johnson_ff_0 signal johnson_ff_1 signal johnson_counter_sync signal adc_sclk_ok signal adc_sclk_ok_c100 signal pll_adc_sampling_clk_o | <pre>: std_logic; : std_logic; : std_logic_vector(1 downto 0) : std_logic; : std_logic;</pre> | r age 44/255 |
| signal pll_adc_sampling_clk_o signal pll_adc_sampling_clk_lock | <pre>: std_logic; : std_logic;</pre> | |
| PLL ADC Monitor signal pll_adc_not_lock signal pll_adc_not_lock_shift signal pll_adc_not_lock_ctr signal pll_adc_not_lock_ctr_clear | <pre>: std_logic; : std_logic_vector(1 downto 0); : unsigned(11 downto 0); : std_logic;</pre> |); |
| ADC RESET signal adc_sclk_ok_last signal adc_reset_sync_s signal adc_reset_sync signal adc_reset_ctr | <pre>: std_logic; : std_logic; : std_logic; : unsigned(11 downto 0);</pre> | |
| ADC Data Handler | | |
| signal adc_data | <pre>: std_logic; : std_logic_vector(11 downto (: std_logic; : std_logic; : std_logic;</pre> |)); |
| signal adc_data_s signal adc_data_s_clk signal adc_notlock_ctr signal adc_sloppy_frame signal ADC_DEBUG | <pre>: std_logic_vector(11 downto 0 : std_logic; : unsigned(11 downto 0); : std_logic; : std_logic_vector(15 downto 0)</pre> | |
| signal adc_error signal adc_error_p | <pre>: std_logic; : std_logic;</pre> | |
| Merge Data Streams signal merge_handler_reset signal merge_status signal merge_status_error signal merge_timing_ctr signal merge_timing_error | <pre>: std_logic; : std_logic_vector(1 downto 0) : std_logic; : unsigned(2 downto 0); : std_logic;</pre> | , |
| signal merge_error_ctr | : unsigned(11 downto 0); | |
| signal data_m signal data_clk_m | <pre>: std_logic_vector(43 downto 0 : std_logic;</pre> |)); |
| Data Output Handler signal data_o signal data_clk_o | <pre>: std_logic_vector(43 downto 0 : std_logic;</pre> |)); |
| ADC Sampling Clock Phase adjust signal pll_adc_sample_clk_dphase signal pll_adc_sample_clk_finedelb | : std logic vector(3 downto 0) |);); |
| Rate Calculations | | |

| Aug 17, 14 0:32 | stdin | Page 45/253 |
|---|--|-------------|
| signal nx_frame_rate signal adc_frame_rate signal adc_frame_rate signal frame_rate_ctr signal frame_rate signal parity err rate ctr | <pre>: unsigned(27 downto 0); : unsigned(27 downto 0);</pre> | |
| signal error_status_bits signal adc_notlock_counter signal adc_error_counter signal nx_online signal nx_online_shift | <pre>: std_logic; : std_logic_vector(15 downto 0 : unsigned(27 downto 0); : unsigned(27 downto 0); : std_logic; : std_logic_vector(1 downto 0) : std_logic;</pre> | |
| | : std_logic; : std_logic; : std_logic; : std_logic; | |
| Events per Second Errors signal adc_dt_error_cur signal adc_dt_error signal timestamp_dt_error_cur signal timestamp_dt_error | : std_logic; : std_logic; : std_logic; : std_logic; | |
| signal timestamp_dt_shift_reg | <pre>: std_logic_vector(3 downto 0) : std_logic_vector(3 downto 0) : unsigned(11 downto 0);</pre> | ; |
| signal adc_dt_error_p signal adc_dt_error_c100 signal timestamp_dt_error_p signal timestamp_dt_error_c100 | | |
| CLK Domain Transfer | | |
| Slave Bus signal slv_data_out_o signal slv_no_more_data_o | <pre>: std_logic_vector(31 downto : std_logic;</pre> | 0); |
| signal slv_unknown_addr_o signal slv_ack_o | <pre>: std_logic; : std_logic;</pre> | |
| signal reset_resync_ctr signal reset_parity_error_ctr signal debug_mode signal reset_handler_start_r signal johnson_counter_sync_r signal pll_adc_sample_clk_dphase_r signal pll_adc_sample_clk_finedelb_; signal nx_timestamp_delay_adjust signal nx_timestamp_delay_r | <pre>: std_logic; : std_logic; : std_logic_vector(2 downto : std_logic; : unsigned(1 downto 0); : unsigned(3 downto 0); r : unsigned(3 downto 0); : std_logic; : unsigned(2 downto 0);</pre> | 0); |

```
stdin
Aug 17, 14 0:32
                                                               Page 46/253
signal nx_timestamp_delay_a
                                   : unsigned(2 downto 0);
signal nx_timestamp_delay_s
                                   : unsigned(2 downto 0);
signal nx timestamp delay actr
                                   : unsigned(15 downto 0);
signal nx frame word delay rr
                                   : unsigned(1 downto 0);
signal nx_frame_word_delay_r
                                   : unsigned(1 downto 0);
signal adc dt error ctr r
                                   : unsigned(11 downto 0);
signal timestamp dt error ctr r
                                   : unsigned(11 downto 0);
signal adc notlock ctr r
                                   : unsigned(11 downto 0);
                                   : unsigned(11 downto 0);
signal merge error ctr r
signal nx frame synced rr
                                   : std logic;
signal nx_frame_synced_r
                                   : std logic;
                                  : std logic;
signal disable adc r
signal adc_debug_type_r
                                 : std logic vector(3 downto 0);
-- Reset Handler
signal rs timeout timer start
                                : std logic;
signal rs_timeout_timer_done
                                 : std_logic;
signal rs_timeout_timer_reset
                                 : std_logic;
signal nx_timestamp_reset_o
                                 : std logic;
signal nx_fifo_reset_handler
                                 : std_logic;
signal reset_handler_trigger
                                 : std_logic_vector(15 downto 0);
type R_STATES is (R_IDLE,
                 R START,
                 R WAIT 0,
                 R_RESET_TIMESTAMP,
                 R WAIT 1,
                 R_SET_ALL_RESETS,
                 R WAIT 2,
                 R_WAIT_NX_FRAME_RATE_OK,
                 R PLL WAIT LOCK,
                 R WAIT ADC OK,
                 R WAIT DATA HANDLER OK
                 );
signal R_STATE : R_STATES;
signal frame_rates_reset
                                 : std logic;
signal pll_adc_sampling_clk_reset : std_logic;
                                 : std logic;
signal adc_reset_handler
signal adc_reset_p
                                 : std logic;
signal output_handler_reset
                                 : std_logic;
signal reset_handler_counter
                                 : unsigned(15 downto 0);
signal reset_handler_busy
                                 : std logic;
signal reset_timeout_flag
                                 : std_logic;
-- Resync Counter Process
signal resync_counter
                                 : unsigned(11 downto 0);
                                 : std logic;
signal resync_ctr_inc
                                 : std_logic;
signal nx_clk_active
-- Parity Error Counter Process
signal parity_error_b
                                 : std_logic;
                                 : std_logic;
signal parity_error_c100
signal parity_error_counter
                                 : unsigned(11 downto 0);
```

| Aug 17, 14 0:32 stdin | Page 47/253 |
|---|--|
| Reset Domain Transfers signal reset_nx_timestamp_clk_in_ff : std_logic; signal reset_nx_timestamp_clk_in_f : std_logic; signal RESET_NX_TIMESTAMP_CLK_IN : std_logic; | |
| <pre>signal reset_nx_data_clk_in_ff : std_logic; signal reset_nx_data_clk_in_f : std_logic;</pre> | |
| signal debug_state : std_logic_vector(| 3 downto 0); |
| Keep FlipFlops, do not change to shift registers | |
| attribute syn_keep : boolean; | |
| attribute syn_keep of nx_frame_word_f | : signal is true; |
| attribute syn_keep of reset_nx_timestamp_clk_in_ff attribute syn_keep of reset_nx_timestamp_clk_in_f | <pre>: signal is true; : signal is true;</pre> |
| attribute syn_keep of reset_nx_data_clk_in_ff attribute syn_keep of reset_nx_data_clk_in_f | <pre>: signal is true; : signal is true;</pre> |
| attribute syn_keep of nx_timestamp_delay_f attribute syn_keep of nx_timestamp_delay | <pre>: signal is true; : signal is true;</pre> |
| attribute syn_preserve : boolean; | |
| attribute syn_preserve of nx_frame_word_f | : signal is true; |
| attribute syn_preserve of reset_nx_timestamp_clk_in_ff attribute syn_preserve of reset_nx_timestamp_clk_in_f | |
| attribute syn_preserve of reset_nx_data_clk_in_ff attribute syn_preserve of reset_nx_data_clk_in_f | <pre>: signal is true; : signal is true;</pre> |
| attribute syn_preserve of nx_timestamp_delay_f attribute syn_preserve of nx_timestamp_delay | <pre>: signal is true; : signal is true;</pre> |
| begin | |
| <pre>DFALSE: if (DEBUG_ENABLE = false) generate DEBUG_OUT</pre> | |
| DTRUE: if (DEBUG_ENABLE = true) generate PROC_DEBUG_MULT: process(debug_mode, | |

```
stdin
Aug 17, 14 0:32
                                                                       Page 48/253
     case debug_mode is
       when "001" =>
         -- Reset Handler
         DEBUG OUT(0)
                                  <= CLK IN;
         DEBUG_OUT(1)
                                  <= nx_frame_clk_c100;</pre>
         DEBUG OUT(2)
                                  <= adc data clk;
         DEBUG OUT(3)
                                  <= adc sclk ok;
         DEBUG OUT(4)
                                  <= adc_reset_sync;
         DEBUG_OUT(5)
                                  <= adc reset handler;
         DEBUG OUT(6)
                                  <= nx online;
         DEBUG_OUT (7)
                                  <= pll_adc_not_lock;</pre>
         DEBUG_OUT(8)
                                  <= reset after offline;
         DEBUG_OUT(9)
                                  <= nx_fifo_reset_handler;
         DEBUG OUT(10)
                                  <= reset handler busy;
         DEBUG OUT(11)
                                  <= pll_adc_sampling_clk_reset;</pre>
         DEBUG OUT(15 downto 12) <= debug state;
       when "010" =>
         -- AD9228 Handler Debug output
         DEBUG_OUT
                                  <= ADC_DEBUG;
       when "011" =>
         -- Test Channel
         DEBUG_OUT(0)
                                   <= CLK_IN;
         DEBUG_OUT(3 downto 1)
                                  <= debug_state(2 downto 0);
                                  <= reset_handler_busy;
         DEBUG_OUT(4)
                                  <= '0';
         DEBUG_OUT(5)
         DEBUG_OUT(6)
                                  <= nx_frame_rate_error;</pre>
         DEBUG_OUT(7)
                                  <= pll_adc_not_lock;</pre>
                                  <= '0';
         DEBUG_OUT(8)
         DEBUG OUT(9)
                                  <= adc frame rate error;
                                  <= nx_fifo_reset_handler;
         DEBUG_OUT(10)
                                  <= pll_adc_sampling_clk_reset;</pre>
         DEBUG_OUT(11)
         DEBUG OUT(12)
                                  <= adc reset handler;
         DEBUG_OUT(13)
                                  <= output_handler_reset;</pre>
         DEBUG OUT(14)
                                  <= frame rate error;
         DEBUG_OUT(15)
                                  <= reset timeout flag;
       when "100" =>
         -- AD9228 Handler Debug output
         DEBUG_OUT(0)
                                  <= CLK IN;
                                  <= '0';
         DEBUG_OUT(1)
         DEBUG_OUT(2)
                                  <= nx_frame_clk;
         DEBUG_OUT(3)
                                  <= nx data clk;
         DEBUG_OUT(4)
                                  <= adc_data_clk;
                                  <= '0';
         DEBUG_OUT(5)
         DEBUG_OUT(6)
                                  <= adc_dt_error_p;
         DEBUG_OUT(9 downto 7)
                                  <= merge_timing_ctr;
         DEBUG_OUT(10)
                                  <= timestamp_dt_error_p;</pre>
         DEBUG_OUT(11)
                                  <= merge_status_error;</pre>
         DEBUG_OUT(12)
                                  <= merge_timing_error;</pre>
         DEBUG_OUT(14 downto 13) <= merge_status;</pre>
         DEBUG_OUT(15)
                                  <= data clk o;
       when "101" =>
         -- AD9228 Handler Debug output
         DEBUG_OUT(0)
                                  <= CLK_IN;
         DEBUG_OUT(1)
                                  <= '0';
                                  <= nx frame clk;
         DEBUG OUT(2)
                                  <= '0';
         DEBUG_OUT(3)
                                  <= '0';
         DEBUG_OUT(4)
         DEBUG OUT(5)
                                  <= merge timing error;
```

```
stdin
Aug 17, 14 0:32
                                                                      Page 49/253
          DEBUG_OUT(6)
                                  <= '0':
          DEBUG_OUT(7)
                                  <= '0';
         DEBUG OUT(9 downto 8) <= (others => '0');
                                  <= '0';
          DEBUG OUT(10)
                                  <= '0';
          DEBUG_OUT(11)
          DEBUG OUT(15 downto 12) <= (others => '0');
        when "110" =>
          DEBUG OUT(0)
                                  <= nx frame clk s; --data clk o;
          DEBUG OUT(15 downto 1) <= nx frame word s(14 downto 0); --data m(14 d
ownto 0);
        when "111" =>
          DEBUG OUT(0)
                                  <= nx data clk;
         DEBUG OUT(15 downto 1) <= nx data(14 downto 0);
        when others =>
          -- Default
          DEBUG OUT(0)
                                  <= CLK IN;
          DEBUG_OUT(1)
                                  <= TRIGGER_IN;
         DEBUG OUT(2)
                                  <= data clk o;
          DEBUG OUT(3)
                                  <= nx fifo reset handler;
          DEBUG_OUT(4)
                                  <= '0';
                                  <= '0';
         DEBUG_OUT(5)
                                  <= '0';
          DEBUG OUT(6)
          DEBUG_OUT(7)
                                  <= '0';
                                  <= '0';
         DEBUG OUT(8)
          DEBUG OUT(9)
                                  <= nx frame clk;
          DEBUG_OUT(10)
                                  <= '0';
          DEBUG OUT(11)
                                  <= adc_data_s_clk;</pre>
          DEBUG OUT(12)
                                  <= data clk o;
                                  <= parity_error_c100;</pre>
         DEBUG_OUT(13)
                                  <= merge_timing_error;</pre>
          DEBUG_OUT(14)
         DEBUG OUT(15)
                                  <= nx frame synced;
      end case;
   end process PROC DEBUG MULT;
 end generate DTRUE;
 -- Reset Domain Transfer
 reset_nx_timestamp_clk_in_ff <= RESET_IN</pre>
                                   when rising_edge(NX_TIMESTAMP_CLK_IN);
 reset_nx_timestamp_clk_in_f <= reset_nx_timestamp_clk_in_ff</pre>
                                   when rising_edge(NX_TIMESTAMP_CLK_IN);
 RESET NX TIMESTAMP CLK IN
                                <= reset_nx_timestamp_clk_in_f</pre>
                                   when rising_edge(NX_TIMESTAMP_CLK_IN);
 -- PLL Handler
 PROC_PLL_PHASE_SETUP: process(CLK_IN)
 begin
   if (rising_edge(CLK_IN)) then
      -- Shift dphase to show 0 as optimal value in standard setup
     pll_adc_sample_clk_dphase
        std_logic_vector(13 + pll_adc_sample_clk_dphase_r);
     pll adc sample clk finedelb <=
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 50/253
       std_logic_vector(8 + pll_adc_sample_clk_finedelb_r);
  end if;
end process PROC PLL PHASE SETUP;
pll_adc_sampling_clk_2: entity work.pll_adc_sampling_clk
  port map (
    CLK
              => adc sampling clk,
              => pll_adc_sampling_clk_reset,
    FINEDELBO => pll adc sample clk finedelb(0),
    FINEDELB1 => pll_adc_sample_clk_finedelb(1),
    FINEDELB2 => pll_adc_sample_clk_finedelb(2),
    FINEDELB3 => pll adc sample clk finedelb(3),
    DPHASE0 => pll_adc_sample_clk_dphase(0),
    DPHASE1
              => pll_adc_sample_clk_dphase(1),
              => pll adc sample clk dphase(2),
    DPHASE2
    DPHASE3 => pll_adc_sample_clk_dphase(3),
    CLKOP
              => open.
    CLKOS
              => pll_adc_sampling_clk_o,
    LOCK
              => pll_adc_sampling_clk_lock
    );
PROC PLL LOCK COUNTER: process(CLK IN)
  if (rising edge(CLK IN)) then
    if( RESET_IN = '1' or pll_adc_not_lock_ctr_clear = '1') then
      pll_adc_not_lock_shift <= (others => '0');
      pll_adc_not_lock_ctr <= (others => '0');
    else
      pll_adc_not_lock_shift(0) <= pll_adc_not_lock;</pre>
      pll adc not lock shift(1) <= pll adc not lock shift(0);</pre>
      if (pll_adc_not_lock_shift = "01") then
        pll adc not lock ctr <= pll adc not lock ctr + 1;
      end if;
    end if;
  end if;
end process PROC_PLL_LOCK_COUNTER;
timer_static_RESET_TIMER: timer_static
  generic map (
    CTR WIDTH => 20,
    CTR END => 500000 -- 5ms
  port map (
    CLK IN
                   => CLK IN,
    RESET IN
                => RESET_IN,
    TIMER_START_IN => rs_wait_timer_start,
    TIMER_DONE_OUT => rs_wait_timer_done
    );
timer_static_RESET_TIMEOUT: timer_static
  generic map (
    CTR WIDTH => 32,
    CTR END => 200000000 -- 10s
  port map (
    CLK IN
                   => CLK IN,
                  => rs_timeout_timer_reset,
    RESET IN
    TIMER_START_IN => rs_timeout_timer_start,
    TIMER DONE OUT => rs timeout timer done
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 51/253
    );
-- ADC Sampling Clock Generator using a Johnson Counter
PROC ADC SAMPLING CLK GENERATOR: process(NX TIMESTAMP CLK IN)
begin
  if (rising edge(NX TIMESTAMP CLK IN)) then
    if (adc_sclk_skip = '0') then
      johnson ff 0
                    <= not johnson_ff_1;
       johnson ff 1
                     <= johnson ff 0;
    end if;
    adc_sampling_clk <= not johnson_ff_1;</pre>
  end if;
end process PROC ADC SAMPLING CLK GENERATOR;
-- Adjust johnson counter sync to show optimal value at 0
PROC_ADC_SAMPLING_CLK_SYNC: process(NX_TIMESTAMP_CLK_IN)
  variable adc sclk state : std logic vector(1 downto 0);
begin
  if (rising_edge(NX_TIMESTAMP_CLK_IN)) then
    if (RESET NX TIMESTAMP CLK IN = '1') then
       johnson_counter_sync <= (others => '0');
      adc_sclk_skip <= '0';</pre>
                            <= '0';
      adc sclk ok
       johnson_counter_sync <= std_logic_vector(johnson_counter_sync_r);</pre>
      adc_sclk_state := johnson_ff_1 & johnson_ff_0;
      adc_sclk_skip
                           <= '0';
       if (nx_frame_clk = '1') then
        if (adc sclk state /= johnson counter sync) then
          adc sclk skip <= '1';
          adc sclk ok
                          <= '0';
         else
          adc sclk ok
                         <= '1';
         end if:
      end if;
    end if;
  end if;
end process PROC ADC SAMPLING CLK SYNC;
PROC_ADC_RESET: process(NX_TIMESTAMP_CLK_IN)
begin
  if (rising_edge(NX_TIMESTAMP_CLK_IN)) then
    if (RESET_NX_TIMESTAMP_CLK_IN = '1') then
      adc sclk ok last <= '0';
      adc_reset_sync_s <= '0';</pre>
    else
                        <= '0';
      adc_reset_sync_s
      adc_sclk_ok_last <= adc_sclk_ok;</pre>
      if (adc_sclk_ok_last = '0' and adc_sclk_ok = '1') then
        adc reset sync s <= '1';
      end if;
    end if;
  end if;
end process PROC ADC RESET;
PROC_RESET_CTR: process(CLK_IN)
begin
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 52/253
  if (rising_edge(CLK_IN)) then
    if (RESET_IN = '1') then
      adc reset ctr
                          <= (others => '0');
    else
      if (adc_reset_p = '1') then
        adc reset ctr <= adc reset ctr + 1;
      end if;
    end if;
  end if;
end process PROC RESET CTR;
-- NX Timestamp Handler
 ______
-- First: Use three Input FIFO to relax Timing
nx_frame_word_ff <= NX_TIMESTAMP_IN when rising_edge(NX_TIMESTAMP_CLK_IN);
nx frame word f <= nx frame word ff when rising edge(NX TIMESTAMP CLK IN);
-- Second: Merge TS Data 8bit to 32Bit Timestamp Frame
PROC_8_TO_32_BIT: process(NX_TIMESTAMP_CLK_IN)
begin
  if (rising_edge(NX_TIMESTAMP_CLK_IN)) then
    if (RESET_NX_TIMESTAMP_CLK_IN = '1') then
      nx frame word t <= (others => '0');
                      <= (others => '0');
      nx_frame_word
      nx_frame_clk_t <= '0';</pre>
      nx frame clk
                        <= '0';
    else
      case frame_byte_pos is
        when "11" => nx frame word t(31 downto 24) <= nx frame word f;
                    nx frame clk t
        when "10" => nx frame word t(23 downto 16) <= nx frame word f;
                    nx frame clk t
                                                 <= '0';
        when "01" => nx frame word t(15 downto 8) <= nx frame word f;
                    nx frame clk t
        when "00" => nx frame word t( 7 downto 0) <= nx frame word f;
                                                 <= '1';
                    nx frame clk t
      end case;
      -- Output Frame
      if (nx_frame_clk_t = '1') then
        nx frame word
                                                 <= nx_frame_word_t;</pre>
        nx frame clk
                                                 <= '1';
      else
        nx_frame_word
                                                 <= x"0000 0001";
                                                 <= '0';
        nx frame clk
      end if;
    end if;
  end if;
end process PROC_8_TO_32_BIT;
-- TS Frame Sync process
PROC_SYNC_TO_NX_FRAME: process(NX_TIMESTAMP_CLK_IN)
  if (rising edge(NX TIMESTAMP CLK IN)) then
    if (RESET_NX_TIMESTAMP_CLK_IN = '1') then
      frame_byte_pos <= "11";</pre>
      rs sync set
                       <= '0';
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 53/253
                         <= '0';
      rs_sync_reset
     else
      rs_sync_set
                         <= '0';
      rs_sync_reset
                        <= '0';
       if (nx_frame_clk_t = '1') then
         case nx frame word t is
           when x"7f7f7f06" =>
            rs sync set
                                 <= '1';
            frame byte pos
                                 <= frame byte pos - 1;
           when x"7f7f067f" =>
                                 <= '1';
            rs sync reset
            frame byte pos
                                 <= frame byte pos - 2;
           when x"7f067f7f" =>
                                 <= '1';
            rs sync reset
            frame_byte_pos
                                 <= frame_byte_pos - 3;
           when x"067f7f7f" =>
            rs_sync_reset
                                 <= '1';
            frame_byte_pos
                                 <= frame_byte_pos - 4;
           when others =>
             frame_byte_pos
                                 <= frame_byte_pos - 1;
         end case;
       else
         frame_byte_pos
                                 <= frame byte pos - 1;
       end if;
    end if;
  end if;
end process PROC SYNC TO NX FRAME;
-- RS FlipFlop to hold Sync Status
PROC RS FRAME SYNCED: process(NX TIMESTAMP CLK IN)
begin
  if (rising edge(NX TIMESTAMP CLK IN)) then
     if (RESET NX TIMESTAMP CLK IN = '1') then
      nx frame synced
                           <= '0';
    else
       if (rs sync reset = '1') then
         nx frame synced <= '0';
       elsif (rs_sync_set = '1') then
         nx frame synced <= '1';
      end if;
    end if;
  end if;
end process PROC_RS_FRAME_SYNCED;
-- Check Parity Bit
PROC_PARITY_CHECKER: process(NX_TIMESTAMP_CLK_IN)
  variable parity_bits : std_logic_vector(22 downto 0);
  variable parity
                       : std_logic;
begin
  if (rising_edge(NX_TIMESTAMP_CLK_IN)) then
    if (RESET NX TIMESTAMP CLK IN = '1') then
                           <= '0';
      parity_error_b
    else
       if (nx_frame_clk = '1') then
         -- Timestamp Bit #6 is excluded (funny nxyter-bug)
         parity_bits
                         := nx_frame_word(31)
                             nx_frame_word(30 downto 24) &
                             nx frame word(21 downto 16) &
```

```
stdin
Aug 17, 14 0:32
                                                                     Page 54/253
                             nx_frame_word(14 downto 8) &
                             nx_frame_word( 2 downto 1);
                          := xor all(parity bits);
        parity
        if (parity /= nx_frame_word(0)) then
          parity error b <= '1';
         else
          parity error b
                            <= '0';
         end if;
       else
        parity_error_b
                            <= '0';
       end if;
     end if;
  end if;
end process PROC PARITY CHECKER;
-- Delay NX Data relative to ADC Data
dynamic shift register 33x64 1: entity work.dynamic shift register 33x64
  port map
    Din(31 downto 0) => nx_frame_word,
    Din(32)
                      => nx frame clk,
    Addr
                      => nx shift register delay,
    Clock
                      => NX TIMESTAMP CLK IN,
    ClockEn
                      => '1',
                      => RESET NX TIMESTAMP CLK IN,
    Reset.
    Q(31 downto 0)
                     => nx_frame_word_s,
    0(32)
                      => nx frame clk s
    );
-- Timestamp Input Delay relative to ADC
nx timestamp delay f <= nx timestamp delay s
                          when rising_edge(NX_TIMESTAMP_CLK_IN);
                       <= nx_timestamp_delay_f
nx_timestamp_delay
                          when rising edge(NX TIMESTAMP CLK IN);
PROC NX SHIFT REGISTER DELAY: process(NX TIMESTAMP CLK IN)
  if (rising edge(NX TIMESTAMP CLK IN)) then
    if(RESET NX TIMESTAMP CLK IN = '1') then
       nx_shift_register_delay
                                     <= (others => '0');
       case nx_timestamp_delay is
        when "000" =>
          nx shift register delay
                                    <= "001111"; -- 15
         when "001" =>
          nx_shift_register_delay <= "010011"; -- 19</pre>
        when "010" =>
          nx_shift_register_delay <= "010111"; -- 23</pre>
        when "011" =>
          nx_shift_register_delay <= "011011"; -- 27</pre>
        when "100" =>
          nx_shift_register_delay <= "011111"; -- 31
         when "101" =>
          nx_shift_register_delay <= "100011"; -- 35</pre>
        when "110" =>
          nx_shift_register_delay <= "100111"; -- 39</pre>
```

```
stdin
Aug 17, 14 0:32
                                                            Page 55/253
        when "111" =>
         nx_shift_register_delay <= "101011"; -- 43</pre>
      end case;
    end if;
  end if;
end process PROC NX SHIFT REGISTER DELAY;
-- Clock Domain Transfer Nxvter Data Stream
-
fifo nxyter 32to32 dc 1: entity work.fifo nxyter 32to32 dc
  port map (
    Data => nx frame word s,
    WrClock => NX TIMESTAMP CLK IN,
    RdClock => CLK IN,
    WrEn => fifo_nx_write enable.
    RdEn => fifo_nx_read_enable,
    Reset => fifo_nx_reset_i,
    RPReset => fifo_nx_reset_i,
    0 => fifo nx data,
    Empty => fifo_nx_empty,
    Full => fifo_nx_full
    );
fifo_nx_reset_i
                      <= RESET IN or nx fifo reset handler;
fifo_nx_write_enable <= not fifo_nx_full and nx_frame_clk_s;
fifo_nx_read_enable <= not fifo_nx_empty;</pre>
PROC NX FIFO READ ENABLE: process(CLK IN)
begin
  if (rising_edge(CLK_IN)) then
    fifo nx data clk tt <= fifo nx read enable;
    if(RESET IN = '1') then
      fifo_nx_data_clk_t <= '0';
      fifo nx data clk
                         <= '0';
      -- Delay read signal by two Clock Cycles
      fifo nx data clk t <= fifo nx data clk tt;
      fifo_nx_data_clk <= fifo_nx_data_clk_t;
    end if;
  end if;
end process PROC NX FIFO READ ENABLE;
PROC_NX_FIFO_READ_HANDLER: process(CLK_IN)
begin
  if (rising_edge(CLK_IN)) then
    if(RESET IN = '1') then
              <= (others => '0');
      nx data
      nx_data_clk <= '0';
      if (fifo_nx_data_clk = '1') then
      else
      nx_data <= (others => '0');
      nx_data_clk <= '0';
      end if;
    end if;
  end if;
end process PROC_NX_FIFO_READ_HANDLER;
```

```
stdin
Aug 17, 14 0:32
                                                              Page 56/253
-- ADC Input Handler
ADC RESET AD9228
                     <= RESET IN or adc reset handler;</pre>
adc ad9228 1: adc ad9228
  generic map (
    DEBUG ENABLE => false
  port map (
    CLK IN
                       => CLK IN,
    RESET IN
                       => ADC RESET AD9228,
    CLK_ADCDAT_ IN
                      => ADC CLK DAT IN,
    ADC0_SCLK_IN
ADC0_SCLK_OUT
ADC0_DATA_A_IN
    ADC0 SCLK IN
                      => pll_adc_sampling_clk_o,
                       => ADC SAMPLE CLK OUT,
                       => ADC NX IN(0),
    ADC0_DATA_B_IN
                      => ADC_B_IN(0),
    ADC0_DATA_C_IN
                       => ADC_A_IN(0),
    ADC0_DATA_D_IN
                       => ADC D IN(0),
    ADCO_DCLK_IN
                       => ADC_DCLK_IN(0),
    ADC0_FCLK_IN
                       => ADC_FCLK_IN(0),
    ADC1_SCLK_IN
                       => pll_adc_sampling_clk_o,
    ADC1 SCLK OUT
                       => open,
    ADC1_DATA_A_IN
                       => ADC NX IN(1),
    ADC1 DATA_B_IN
                       => ADC_A_IN(1),
    ADC1_DATA_C_IN
                       => ADC_B_IN(1),
    ADC1 DATA D IN
                       => ADC D IN(1),
    ADC1_DCLK_IN
                       => ADC_DCLK_IN(1),
                       => ADC_FCLK_IN(1),
    ADC1_FCLK_IN
    ADCO DATA A OUT
                       => adc data,
    ADCO DATA B OUT
                       => open,
    ADC0_DATA_C_OUT
                       => open,
    ADCO DATA D OUT
                       => open,
    ADC0_DATA_CLK_OUT
                       => adc data clk,
    ADC1 DATA A OUT
                       => open,
    ADC1_DATA_B_OUT
                       => open,
    ADC1_DATA_C_OUT
                       => open.
    ADC1 DATA D OUT
                       => open,
    ADC1_DATA_CLK_OUT
                       => open,
    ADC0_LOCKED_OUT
                       => adc locked,
    ADC1_LOCKED_OUT
                       => open,
                       => adc_sloppy_frame,
    ADC0_SLOPPY_FRAME
                       => '0',
    ADC1_SLOPPY_FRAME
    ADC0 ERROR OUT
                       => adc error,
    ADC1_ERROR_OUT
                       => open,
                       => adc_debug_type_r,
    DEBUG IN
                       => ADC_DEBUG
    DEBUG_OUT
    );
-- Merge Data Streams Timestamps and ADC Value
______
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 57/253
merge_handler_reset
                            <= merge_status_error or
                               merge timing error or
                               output handler reset;
PROC DATA MERGE HANDLER: process(CLK IN)
  variable status
                             : std logic vector(3 downto 0);
begin
  if (rising edge(CLK IN)) then
    if (RESET IN = '1' or merge handler reset = '1') then
       merge_status <= (others => '0');
                           <= (others => '0');
       data m
       data clk m
                           <= '0';
       merge_status_error <= '0';</pre>
       merge_timing_ctr <= (others => '0');
       merge_timing_error <= '0';</pre>
    else
       merge status error <= '0';
       merge_timing_error <= '0';</pre>
                           <= '0';
       data_clk_m
       if (disable_adc_r = '0') then
                            := adc_data_clk & nx_data_clk & merge_status;
        status
       else
                            := '0' & nx_data_clk & '1' & merge_status(0);
        status
       end if;
       case status is
        when "0100" =>
          data m(31 downto 0) <= nx data;</pre>
          data_m(43 downto 32) <= (others => '0');
          merge_status
                                <= "01";
         when "0110" =>
          data m(31 downto 0) <= nx data;
           merge status
                                <= "00";
          data clk m
                                <= '1';
         when "1000" =>
           data m(31 downto 0) <= (others => '0');
           data_m(43 downto 32) <= adc_data;</pre>
          merge status
                                <= "10";
         when "1001" =>
          data_m(43 downto 32) <= adc_data;</pre>
           data clk m
                            <= '1';
                                <= "00";
          merge_status
         when "1100" =>
           data_m(31 downto 0) <= nx_data;</pre>
           data_m(43 downto 32) <= adc_data;</pre>
                            <= '1';
           data clk m
          merge_status
                                <= "00";
         when "0000"
           "0001"
           "0010" =>
           null;
         when others =>
           data m
                                <= (others => '0');
```

```
stdin
Aug 17, 14 0:32
                                                                Page 58/253
                              <= (others => '0');
          merge_status
                             <= '1';
          merge_status_error
      end case;
      -- Check Timing
      if (data clk m = '1') then
        if (merge_timing_ctr < x"2" or merge_timing_ctr > x"3") then
          merge timing error <= '1';
          merge_timing_ctr
                              <= (others => '0');
        end if;
      else
        if (merge_timing_ctr >= x"3") then
          merge timing error <= '1';
        end if;
        merge_timing_ctr
                            <= merge timing ctr + 1;
      end if;
    end if;
  end if;
end process PROC_DATA_MERGE_HANDLER;
-- Signal Domain Transfers
 _____
signal_async_trans_2: signal_async_trans
  port map (
    CLK_IN
               => CLK_IN,
    SIGNAL_A_IN => not pll_adc_sampling_clk_lock,
    SIGNAL OUT => pll adc not lock
pulse dtrans nx frame clk: pulse dtrans
  generic map (
    CLK RATIO => 2
  port map (
    CLK_A_IN => NX_TIMESTAMP CLK IN,
    RESET A IN => RESET NX TIMESTAMP CLK IN,
    PULSE A IN => nx frame clk,
    CLK_B_IN => CLK_IN,
    RESET_B_IN => RESET_IN,
    PULSE B OUT => nx frame clk c100
    );
pulse_dtrans_parity_error: pulse_dtrans
  generic map (
    CLK RATIO => 2
  port map (
    CLK_A_IN
              => NX_TIMESTAMP_CLK_IN,
    RESET_A_IN => RESET_NX_TIMESTAMP_CLK_IN,
    PULSE_A_IN => parity_error_b,
    CLK B IN => CLK IN,
    RESET_B_IN => RESET_IN,
    PULSE_B_OUT => parity_error_c100
pulse dtrans 1: pulse dtrans
  generic map (
    CLK_RATIO => 4
```

```
stdin
Aug 17, 14 0:32
                                                               Page 59/253
  port map (
    CLK A IN
               => NX_TIMESTAMP_CLK_IN,
    RESET A IN => RESET NX TIMESTAMP CLK IN,
    PULSE A IN => adc reset sync s,
    CLK B_IN => CLK_IN,
    RESET B IN => RESET IN,
    PULSE B OUT => adc reset sync
signal async trans ADC SCLK OK: signal async trans
  port map (
    CLK IN
               => CLK IN,
    SIGNAL A IN => adc sclk ok,
    SIGNAL OUT => adc sclk ok c100
pulse_dtrans_2: pulse_dtrans
  generic map (
    CLK RATIO => 3
  port map (
    CLK A IN => NX TIMESTAMP CLK IN,
    RESET_A_IN => RESET_NX_TIMESTAMP_CLK_IN,
    PULSE_A_IN => rs_sync_reset,
    CLK B IN => CLK IN,
    RESET_B_IN => RESET_IN,
    PULSE_B_OUT => resync_ctr_inc
______
-- Status Counters
level to pulse ADC NOTLOCKED: level to pulse
  port map (
    CLK IN
            => CLK IN,
    RESET IN => RESET IN,
    LEVEL IN => not adc locked,
    PULSE_OUT => adc_notlocked_p
level_to_pulse_ADC_ERROR: level_to_pulse
  port map (
    CLK IN => CLK IN,
    RESET IN => RESET IN.
    LEVEL IN => adc error,
    PULSE OUT => adc error p
    );
-- Counters
PROC_RESYNC_COUNTER: process(CLK_IN)
  if (rising edge(CLK IN)) then
    if (RESET_IN = '1' or reset_resync_ctr = '1') then
      resync counter <= (others => '0');
      if (resync_ctr_inc = '1') then
        resync_counter <= resync_counter + 1;
      end if;
    end if;
  end if;
end process PROC_RESYNC_COUNTER;
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 60/253
PROC_PARITY_ERROR_COUNTER: process(CLK_IN)
  if (rising edge(CLK IN)) then
    if (RESET_IN = '1' or reset_parity_error_ctr = '1') then
      parity error counter <= (others => '0');
      if (parity error c100 = '1') then
        parity error counter <= parity error counter + 1;
     end if;
  end if;
end process PROC PARITY ERROR COUNTER;
PROC MERGE ERROR COUNTER: process(CLK IN)
begin
  if (rising_edge(CLK_IN)) then
    if (RESET IN = '1') then
      merge error ctr
                               \leq (others => '0');
    else
      if (merge_status_error = '1' or merge_timing_error = '1') then
        merge error ctr <= merge error ctr + 1;
      end if;
    end if;
  end if;
end process PROC_MERGE_ERROR_COUNTER;
-- Rate Counters + Rate Error Check
PROC RATE COUNTER: process(CLK IN)
begin
  if (rising edge(CLK IN)) then
    if (RESET IN = '1' or frame rates reset = '1') then
      nx frame rate ctr
                             <= (others => '0');
      nx frame rate
                             <= (others => '0');
      adc_frame_rate_ctr <= (others => '0');
      adc frame rate
                           <= (others => '0');
       frame rate ctr
                            <= (others => '0');
                             \leq (others \Rightarrow '0');
      frame rate
      parity_err_rate_ctr <= (others => '0');
      parity_err_rate <= (others => '0');
      rate timer ctr
                             \leq (others => '0');
    else
      if (rate_timer_ctr < x"5f5e100") then
        rate timer ctr
                                          <= rate_timer_ctr + 1;</pre>
        if (nx frame clk cl00 = '1') then
          nx_frame_rate_ctr
                                          <= nx_frame_rate_ctr + 1;</pre>
        end if;
        if (adc data clk = '1') then
          adc_frame_rate_ctr
                                           <= adc_frame_rate_ctr + 1;
        end if;
        if (data_clk_o = '1') then
          frame rate ctr
                                           <= frame_rate_ctr + 1;</pre>
        end if;
        if (parity_error_c100 = '1') then
          parity err rate ctr
                                          <= parity err rate ctr + 1;
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 61/253
        end if;
      else
                                         <= (others => '0');
        rate timer ctr
        nx frame rate
                                         <= nx frame rate ctr;
        adc_frame_rate
                                         <= adc frame rate ctr;
        frame rate
                                         <= frame rate ctr;
        parity err rate
                                         <= parity err rate ctr;
        nx frame rate ctr(27 downto 1) <= (others => '0');
        nx frame rate ctr(0)
                                         <= nx frame clk c100;
         adc frame rate ctr(27 downto 1) <= (others => '0');
        adc frame rate ctr(0)
                                         <= adc data clk;
         frame rate ctr(27 downto 1)
                                         <= (others => '0');
                                         <= data clk o;
         frame rate ctr(0)
        parity err rate ctr(27 downto 1) <= (others => '0');
        parity err rate ctr(0) <= parity error c100;
      end if;
    end if:
  end if:
end process PROC_RATE_COUNTER;
-- Check Rates for errors
PROC_RATE_ERRORS: process(CLK_IN)
begin
  if (rising_edge(CLK_IN)) then
    if (RESET_IN = '1') then
                                <= '0';
      nx frame rate error
                                <= '0';
      adc_frame_rate_error
                                <= '0';
      frame_rate_error
                                <= '0';
      parity rate error
    else
      if ((nx frame rate < x"1dc d642" or
           nx frame rate > x"1dc d652")) then
        nx frame rate error
        nx frame rate error
                                <= '0';
      end if;
      if ((adc_frame_rate < x"1dc_d64e" or
           adc_frame_rate > x"1dc_d652")) then
        adc_frame_rate_error <= '1';</pre>
      else
        adc_frame_rate_error
                             <= '0';
      end if:
      if ((frame_rate < x"ldc_d64e" or
           frame_rate > x"1dc_d652")) then
        frame_rate_error <= '1';</pre>
      else
        frame_rate_error
                                <= '0';
      end if;
      if (parity_err_rate > 0) then
        parity_rate_error
      else
        parity_rate_error
                                <= '0';
      end if;
    end if;
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 62/253
  end if;
end process PROC_RATE_ERRORS;
adc dt error c100 <= adc dt error p;
timestamp dt error c100 <= timestamp dt error p;
PROC EVENT ERRORS PER SECOND: process(CLK IN)
begin
  if (rising_edge(CLK_IN)) then
    if (RESET IN = '1' or frame rates reset = '1') then
      adc dt error cur
                             <= '0';
      adc dt error
                             <= '0';
      timestamp_dt_error_cur <= '0';</pre>
      timestamp dt error
      if (rate timer ctr < x"5f5e100") then
       if (adc dt error c100 = '1') then
          adc_dt_error_cur
        end if:
        if (timestamp dt error c100 = '1') then
          timestamp_dt_error_cur <= '1';</pre>
        end if;
      else
        adc_dt_error
                                 <= adc_dt_error_cur;
        timestamp_dt_error
                                 <= timestamp dt error cur;
        adc_dt_error_cur
                                 <= '0';
        timestamp_dt_error_cur <= '0';</pre>
      end if;
    end if;
  end if;
end process PROC_EVENT_ERRORS_PER_SECOND;
PROC_DATA_STREAM_DELTA_T: process(CLK_IN)
  if (rising edge(CLK IN)) then
    if (RESET IN = '1') then
      adc dt shift req
                             <= (others => '0');
      timestamp dt shift req <= (others => '0');
      adc dt error ctr <= (others => '0');
      timestamp_dt_error_ctr <= (others => '0');
    else
      -- ADC
                                  <= adc data clk;
      adc_dt_shift_reg(0)
      adc_dt_shift_reg(3 downto 1) <= adc_dt_shift_reg(2 downto 0);</pre>
      case adc_dt_shift_reg is
        when "1100" | "1110" | "1111" | "0000" =>
          adc_dt_error_ctr
                                  <= adc_dt_error_ctr + 1;
          adc_dt_error_p
                                  <= '1';
        when others =>
                                  <= '0';
          adc dt error p
      end case;
      -- TimeStamp
      timestamp_dt_shift_reg(0) <= nx_data_clk;
      timestamp_dt_shift_reg(3 downto 1)
        <= timestamp dt shift reg(2 downto 0);
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 63/253
       case timestamp_dt_shift_reg is
         when "1100" | "1110" | "0000" =>
           timestamp dt error ctr <= timestamp dt error ctr + 1;
                                    <= '1';
           timestamp_dt_error_p
         when others =>
           timestamp dt error p
                                    <= '0';
       end case;
    end if;
  end if;
end process PROC DATA STREAM DELTA T;
 -- Reset Handler
PROC_RESET_HANDLER: process(CLK_IN)
begin
  if (rising_edge(CLK_IN)) then
    if( RESET_IN = '1' ) then
                                   <= '0';
      frame_rates_reset
                                   <= '0';
      nx fifo reset handler
      pll_adc_sampling_clk_reset <= '0';</pre>
                                   <= '0';
      adc reset p
      adc reset handler
                                   <= '0';
      output_handler_reset
                                   <= '0';
                                   <= '0';
      rs wait timer start
      rs timeout timer start
                                   <= '0';
                                   <= '1';
      rs_timeout_timer_reset
      reset handler counter
                                   <= (others => '0');
      reset_handler_busy
                                   <= '0';
      reset timeout flag
                                   <= '0';
      startup reset
                                   <= '1';
      nx timestamp reset o
                                   <= '0';
      reset_handler_trigger
                                   <= (others => '0');
      R STATE
                                   <= R IDLE;
     else
       frame rates reset
                                   <= '0';
      nx fifo reset handler
                                   <= '0';
      pll_adc_sampling_clk_reset <= '0';</pre>
      adc reset p
                                   <= '0';
      adc_reset_handler
                                   <= '0';
      output handler reset
                                   <= '0';
      rs_wait_timer_start
                                   <= '0';
                                   <= '0';
      rs_timeout_timer_start
      rs_timeout_timer_reset
                                   <= '0';
      reset_handler_busy
                                   <= '1';
                                   <= '0';
      nx timestamp reset o
      debug state
                                   <= x"0";
       if (nx_online = '0') then
         -- If Nxyter is Offline nothing will happen
         rs timeout timer reset
                                   <= '1';
        reset_timeout_flag
                                   <= '0';
         R STATE
                                   <= R_IDLE;
       elsif (reset handler start r = '1') then
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 64/253
         -- Reset by register always wins, start it
        rs_timeout_timer_reset
                                  -
<= '1';
                                   <= '0';
        reset timeout flag
        reset handler trigger(0) <= '1';
        reset_handler_trigger(15 downto 1) <= (others => '0');
        R STATE
                                   <= R START;
       elsif (rs timeout timer done = '1') then
         -- Reset Timeout, retry RESET
        rs timeout timer reset
                                   <= '1';
        reset timeout flag
        reset_handler_trigger(0) <= '0';
        reset handler trigger(1) <= '1';
        reset handler trigger(15 downto 2) <= (others => '0');
        R STATE
                                   <= R START;
       else
        case R STATE is
          when R IDLE =>
             if (nx online = '1') then
              if ((disable_adc_r = '0') and
                    (pll_adc_not_lock = '1' or
                     adc reset sync
                                          = '1' or
                     adc_frame_rate_error = '1' or
                                        = '1' or
                     adc_dt_error
                                         = '0' or
                     adc sclk ok c100
                     adc_locked
                                          = '0'
                    ) or
                     nx_frame_rate_error = '1' or
                     timestamp_dt_error = '1' or
                     parity_rate_error
                                           = '1' or
                     nx_frame_rate_error = '1' or
                     reset_after_offline = '1' or
                                           = '1'
                     startup_reset
                   ) then
                 reset handler trigger(1 downto 0) <= (others => '0');
                 reset handler trigger(2) <= startup reset;
                 reset handler trigger( 3) <= reset after offline;
                 reset_handler_trigger( 4) <= nx_frame_rate_error;</pre>
                 reset_handler_trigger( 5) <= parity_rate_error;</pre>
                 reset handler trigger( 6) <= timestamp dt error;
                 reset_handler_trigger( 7) <= nx_frame_rate_error;</pre>
                 reset_handler_trigger( 8) <= not adc_locked;
                 reset handler trigger(9) <= not adc sclk ok c100;
                 reset_handler_trigger(10) <= adc_dt_error;</pre>
                 reset_handler_trigger(11) <= adc_frame_rate_error;</pre>
                 reset_handler_trigger(12) <= adc_reset_sync;</pre>
                 reset_handler_trigger(13) <= pll_adc_not_lock;
                 reset_handler_trigger(15 downto 14) <= (others => '0');
                 R STATE
                                         <= R_START;
               else
                 reset_timeout_flag
                                         <= '0';
                 rs_timeout_timer_reset <= '1';
                                         <= '0';
                 reset_handler_busy
                 R STATE
                                         <= R IDLE;
               end if;
             else
               reset timeout flag
                                         <= '0';
```

| Aug 17, 14 0:32 | stdin | Page 65/253 |
|---|---|------------------------------------|
| | t_timer_reset <= '1'; dler_busy <= '0'; <= R_IDLE; | |
| debug_state | <= x"1"; | |
| | <pre>it 1mue for NX_MAIN_CLK, have to in the future. er_start</pre> | put lock status here |
| when R_WAIT_0 if (rs_wait_ R_STATE else R_STATE end if; debug_state | _timer_done = '0') then | FAMP ; |
| of nxyter | et/resync Timestamp clock and dat r first, afterwards wait a bit to er_counter <= reset_handler_ p_reset_o <= '1'; | o let settle down _counter + 1; |
| when R_WAIT_1 if (rs_wait_ R_STATE else R_STATE end if; debug_state | => _timer_done = '0') then | ETS; |
| To be don now set in frame_rates, pll_adc_sam; adc_reset_p, adc_reset_h, output_hand: | set should be finished, can we chance? reset of all handlers _reset <= '1'; pling_clk_reset <= '1'; | neck status, |
| give res rs_wait_tim R_STATE debug_state | ets lmue to take effect er_start <= '1'; | |
| adc_reset_hadc_ output_hand nx_fifo_rese | pling_clk_reset <= '1'; andler <= '1'; ler_reset <= '1'; | |

```
stdin
Aug 17, 14 0:32
                                                                    Page 66/253
            else
               -- now start timeout timer and begin to release resets
               -- step by step
              rs timeout timer start <= '1';
              R_STATE
                                       <= R_WAIT_NX_FRAME_RATE_OK;
            end if;
            debug state
                                       <= x"7";
           when R WAIT NX FRAME RATE OK =>
            if (nx frame rate error = '0') then
               -- Next: Release PLL Reset, i.e. sampling_clk_reset
                                         <= '1';
              adc reset handler
              output handler reset
                                          <= '1';
              nx fifo reset handler
                                          <= '1';
              if (disable adc r = '0') then
                R STATE
                                          <= R PLL WAIT LOCK;
               else
                                          <= R WAIT DATA HANDLER OK;
                R STATE
               end if;
            else
              pll_adc_sampling_clk_reset <= '1';</pre>
               adc reset handler
                                          <= '1';
              output_handler_reset
                                          <= '1';
              nx_fifo_reset_handler
                                          <= '1';
              R STATE
                                          <= R WAIT NX FRAME RATE OK;
            end if;
            debug_state
                                          <= x"8";
           when R_PLL_WAIT_LOCK =>
            if (adc_sclk_ok_c100 = '1') and
                pll adc not lock = '0') then
               -- Next: Release ADC Reset
              output_handler_reset
                                       <= '1';
              nx fifo reset handler
                                      <= '1';
              R STATE
                                       <= R WAIT ADC OK;
            else
               adc reset handler
                                       <= '1';
              output handler reset
                                       <= '1';
              nx_fifo_reset_handler
                                       <= '1';
              R STATE
                                       <= R PLL WAIT LOCK;
            end if;
            debug_state
                                       <= x"9";
           when R WAIT ADC OK =>
            if (adc_locked = '1' and
                adc_frame_rate_error = '0') then
              -- Next: Release Output Handler and Clock Domain transfer Fifo
               -- Resets
              R STATE
                                       <= R_WAIT_DATA_HANDLER_OK;
            else
              output_handler_reset
                                       <= '1';
              nx_fifo_reset_handler
                                      <= '1';
              R STATE
                                       <= R_WAIT_ADC_OK;
            end if;
            debug_state
                                       <= x"a";
           when R_WAIT_DATA_HANDLER_OK =>
            if (frame_rate_error = '0') then
              startup reset
                                       <= '0';
              reset_timeout_flag
                                       <= '0';
              rs_timeout_timer_reset <= '1';
              R STATE
                                       <= R IDLE;
```

```
stdin
Aug 17, 14 0:32
                                                                     Page 67/253
             else
               R STATE
                                        <= R_WAIT_DATA_HANDLER_OK;
             end if;
             debug state
                                        \leq x b''
         end case;
       end if;
     end if;
  end if;
end process PROC RESET HANDLER;
 -- Error Status
PROC ERROR STATUS: process(CLK IN)
  variable error mask : std logic vector(15 downto 0);
  if (rising_edge(CLK_IN)) then
    if (RESET IN = '1') then
      nx online
                                <= '0';
       nx_online_shift
                                <= (others => '0');
       reset_after_offline
                                <= '0';
       error status bits
                                <= (others => '0');
                                <= '0';
       error o
                                <= (others => '0');
       adc_notlock_counter
                                <= (others => '0');
       adc error counter
    else
       error status bits(0)
                                         <= not nx online;
                                         <= frame rate error;
       error_status_bits(1)
       error_status_bits(2)
                                        <= nx_frame_rate_error;</pre>
       error_status_bits(3)
                                        <= adc_frame_rate_error;</pre>
       error status bits(4)
                                         <= parity rate error;</pre>
       error_status_bits(5)
                                        <= not nx_frame_synced_r;</pre>
       error_status_bits(6)
                                        <= '0';
       error status bits(7)
                                        <= pll adc not lock;
       error status bits(8)
                                        <= not adc sclk ok c100;
       error status bits(9)
                                        <= not adc locked;
       error_status_bits(10)
                                        <= timestamp dt error;
       error status bits(11)
                                        <= adc dt error;
       error status bits(12)
                                        <= reset_handler_busy;</pre>
       error status bits(15 downto 13) <= (others => '0');
                                  <= NX_CLOCK_ON_IN and NX_ONLINE_IN;</pre>
       nx online
       nx online shift(0)
                                  <= nx online;
       nx online shift(1)
                                  <= nx_online_shift(0);
       if (nx_online_shift = "01") then
         reset_after_offline
                               <= '1';
       else
        reset_after_offline
                                  <= '0';
       end if;
       if (disable\_adc\_r = '1') then
         error_mask := x"f437";
       else
         error mask := x"0000";
       end if;
       if ((error_status_bits and error_mask) = x"0000") then
         error o
                                        <= '0';
       else
                                        <= '1';
         error o
       end if;
```

```
stdin
Aug 17, 14 0:32
                                                                     Page 68/253
       if (adc_notlocked_p = '1') then
       adc notlock_counter
                                         <= adc_notlock_counter + 1;
       end if;
       if (adc_error_p = '1') then
       adc error counter
                                         <= adc error counter + 1;
       end if;
     end if;
  end if;
end process PROC_ERROR_STATUS;
PROC NX TIMESTAMP DELAY ADJUST: process(CLK IN)
  if (rising edge(CLK IN)) then
     if (RESET IN = '1') then
      nx_timestamp_delay_a
                                      <= (others => '0');
      nx timestamp delay actr
                                     \leq (others => '0');
       -- Automatic nx_timestamp_delay adjust
       if (nx_timestamp_delay_adjust = '1' and ADC_TR_ERROR_IN = '1') then
         if (nx timestamp delay a <= "100") then
          nx_timestamp_delay_a
                                  <= nx_timestamp_delay_a + 1;</pre>
         else
                                    <= (others => '0');
          nx timestamp delay a
         end if;
        nx_timestamp_delay_actr
                                     <= nx_timestamp_delay_actr + 1;</pre>
       end if;
       -- Multiplexer
       if (nx timestamp delay adjust = '1') then
        nx_timestamp_delay_s
                                     <= nx_timestamp_delay_a;</pre>
        nx timestamp delay s
                                     <= nx timestamp delay r;
       end if;
     end if;
  end if;
end process PROC NX TIMESTAMP DELAY ADJUST;
 -- TRBNet Slave Bus
PROC_SLAVE_BUS_BUFFER: process(CLK_IN)
  if (rising_edge(CLK_IN)) then
     nx_frame_synced_rr
                                        <= nx_frame_synced;
     --nx_frame_word_delay_rr
                                          <= nx_frame_word_delay_f;</pre>
     if (RESET_IN = '1') then
                                       <= '0';
       nx_frame_synced_r
       adc_dt_error_ctr_r
                                       <= (others => '0');
       timestamp_dt_error_ctr_r
                                       <= (others => '0');
       adc notlock ctr r
                                       <= (others => '0');
      merge_error_ctr_r
                                        <= (others => '0');
     else
       nx_frame_synced_r
                                        <= nx_frame_synced_rr;</pre>
       adc_dt_error_ctr_r
                                        <= adc_dt_error_ctr;</pre>
       timestamp_dt_error_ctr_r
                                        <= timestamp_dt_error_ctr;</pre>
      adc notlock ctr r
                                        <= adc notlock ctr;
      merge_error_ctr_r
                                        <= merge_error_ctr;</pre>
     end if;
  end if;
```

| Aug 17, 14 0:32 | stdin | Page 69/253 |
|---|---|----------------|
| end process PROC_SLAVE_BUS_BUFFER; | | |
| <pre> Slave Bus PROC_SLAVE_BUS: process(CLK_IN) begin if (rising_edge(CLK_IN)) then if(RESET_IN = '1') then</pre> | | |
| slv_data_out_o slv_ack_o slv_unknown_addr_o slv_no_more_data_o | <= (others => '0'); <= '0'; <= '0'; <= '0'; | |
| reset_resync_ctr reset_parity_error_ctr johnson_counter_sync_r pll_adc_sample_clk_dphase_r pll_adc_not_lock_ctr_clear nx_timestamp_delay_adjust nx_timestamp_delay_r reset_handler_start_r adc_debug_type_r debug_mode disable_adc_r else | <pre><= '0'; <= '1'; <= "011"; <= '0'; <= (others => '0'); <= (others => '0'); <= '0';</pre> | |
| slv_data_out_o slv_ack_o slv_unknown_addr_o slv_no_more_data_o reset_resync_ctr reset_parity_error_ctr pll_adc_not_lock_ctr_clear reset_handler_start_r | <= (others => '0'); <= '0'; <= '0'; <= '0'; <= '0'; <= '0'; <= '0'; <= '0'; | |
| | 0 0) <= error_status_bits; 0 16) <= (others => '0'); <= '1'; | |
| <pre>when x"0001" => slv_data_out_o(0) slv_data_out_o(1) slv_data_out_o(15 downto slv_data_out_o(31 downto slv_ack_o</pre> | | eri |
| when x"0002" => slv_data_out_o(27 downto slv_data_out_o(31 downto slv_ack_o | | ume_rate); |
| when x"0003" => slv_data_out_o(27 downto slv_data_out_o(31 downto slv_ack_o | | frame_rate); |
| <pre>when x"0004" => slv_data_out_o(27 downto slv_data_out_o(30 downto slv_data_out_o(30)</pre> | | c_frame_rate); |

| Aug 17, 14 0:32 | s | stdin | Page 70/253 |
|--------------------------------------|---|---|-------------|
| | _data_out_o(31) _ack_o | <= disable_adc_r; <= '1'; | |
| slv st slv | <pre>c"0005" => _data_out_o(27 downto (d_logic_vector(parity_ data_out_o(31 downto 2 ack_o</pre> | | |
| slv si slv slv slv | <pre>c"0006" => data_out_o(2 downto 0) d_logic_vector(nx_time data_out_o(14 downto 3 data_out_o(15) data_out_o(31 downto 1 ack_o</pre> | estamp_delay_s); B) <= (others => '0'); <= nx_timestamp_delay_a | |
| slv si slv slv si slv | _data_out_o(15 downto 4 _data_out_o(19 downto 1 | <pre>c_sample_clk_dphase_r); 4) <= (others => '0'); 16) <= c_sample_clk_finedelb_r);</pre> | |
| slv st slv | r"0008" => _data_out_o(15 downto (_d_logic_vector(reset_l _data_out_o(31 downto 1 _ack_o | nandler_counter); | |
| slv si slv | <pre>c"0009" => _data_out_o(11 downto (d_logic_vector(adc_res_data_out_o(31 downto 1_ack_o</pre> | | |
| slv si slv | <pre>c"000a" => _data_out_o(11 downto (d_logic_vector(adc_not_data_out_o(31 downto 1) _ack_o</pre> | | |
| slv si slv | <pre>c"000b" => _data_out_o(11 downto (d_logic_vector(merge_e _data_out_o(31 downto 1 _ack_o</pre> | | |
| slv si slv | d_logic_vector(resync_ | 0) <= _counter); 12) <= (others => '0'); | |
| slv si slv | <pre>c"000d" => _data_out_o(11 downto cd_logic_vector(paritydata_out_o(31 downto 1 _ack_o</pre> | | |

| Aug 17, 14 0:32 | stdin | Page 71/253 |
|--|---|--|
| std_lo | a_out_o(11 downto 0) <= ggic_vector(pll_adc_not_lock_ct a_out_o(31 downto 12) <= (othe | |
| std_lc | a_out_o(11 downto 0) <= ogic_vector(adc_dt_error_ctr_r a_out_o(31 downto 12) <= (othe | |
| std_lc | a_out_o(11 downto 0) <= ogic_vector(timestamp_dt_error_ a_out_o(31 downto 12) <= (othe | |
| std_lc | a_out_o(27 downto 0) <= ogic_vector(adc_notlock_counter a_out_o(31 downto 28) <= (othe | |
| std_lc | a_out_o(27 downto 0) <= ogic_vector(adc_error_counter) a_out_o(31 downto 15) <= (othe | |
| when x"001 slv_data slv_data slv_ack_ | a_out_o(1 downto 0) <= johns a_out_o(31 downto 2) <= (other | <pre>son_counter_sync_r; ers => '0');</pre> |
| | a_out_o(2 downto 0) <= debug a_out_o(31 downto 3) <= (other | g_mode; ers => '0'); |
| | $a_out_o(3 \text{ downto } 0)$ <= adc_o $a_out_o(31 \text{ downto } 4)$ <= (other | debug_type_r; ers => '0'); |
| when other slv_unkr end case; | rs => nown_addr_o <= '1'; | |
| elsif (SLV_WRI case SLV_ADI when x"000 | | |
| reset_ha slv_ack_ | andler_start_r | |
| when x"000 disable_ adc_slop slv_ack_ | $\ \ \ \ \ \ \ \ \ \ \ \ \ $ | DATA_IN(31); DATA_IN(30); |
| when x"000 nx_times | 06" => stamp_delay_r <= | |

| Aug 17, 14 0:32 | stdin | Page 72/253 |
|--|---|-------------|
| unsigned(S | SLV_DATA_IN(2 downto 0)); | • |
| | o_delay_adjust <= SLV_DATA_IN(15 <= '1'; | 5); |
| unsigned(S | <pre>ble_clk_dphase_r <= GLV_DATA_IN(3 downto 0)); ble_clk_finedelb_r <= GLV_DATA_IN(19 downto 16));</pre> | |
| when x"000c" = reset_resync slv_ack_o | | |
| when x"000d" = reset_parity slv_ack_o | -> v_error_ctr <= '1'; <= '1'; | |
| when x"000e" = pll_adc_not_ slv_ack_o | => lock_ctr_clear | |
| | | |
| when x"001e" = debug_mode slv_ack_o | <pre><= SLV_DATA_IN(2 <= '1';</pre> | downto 0); |
| when x"001f" = adc_debug_ty unsigned(S slv_ack_o | | |
| when others = slv_unknown_ | | |
| end case; end if; end if; end if; end if; end process PROC_SLAVE_E | BUS; | |
| Output Signals data_o data_clk_o | <= data_m; <= data_clk_m; | |
| DATA_OUT DATA_CLK_OUT | <pre><= nx_timestamp_reset_o; <= data_o; <= data_clk_o; <= pll_adc_sampling_clk_lock; <= disable_adc_r; <= error_o;</pre> | |
| SLV_DATA_OUT SLV_NO_MORE_DATA_OUT | <= slv_data_out_o; <= slv_no_more_data_o; | |

| Aug 17, 14 0:32 | stdin | Page 73/253 |
|--|--|-------------|
| SLV_UNKNOWN_ADDR_OUT SLV_ACK_OUT | <= slv_unknown_addr_o; <= slv_ack_o; | |
| <pre>end Behavioral; library ieee; use ieee.std_logic_1164.al use ieee.numeric_std.all;</pre> | 1; | |
| library work; use work.trb_net_std.all; use work.nxyter_components | .all; | |
| entity nx_data_validate is port (CLK_IN RESET_IN | : in std_logic; : in std_logic; | |
| Inputs DATA_IN DATA_CLK_IN | <pre>: in std_logic_vector(43 downto 0); : in std_logic;</pre> | |
| Outputs TIMESTAMP_OUT CHANNEL_OUT TIMESTAMP_STATUS_OUT ADC_DATA_OUT DATA_CLK_OUT | <pre>: out std_logic_vector(13 downto 0); : out std_logic_vector(6 downto 0); : out std_logic_vector(2 downto 0); : out std_logic_vector(11 downto 0); : out std_logic;</pre> | |
| NX_TOKEN_RETURN_OUT NX_NOMORE_DATA_OUT | <pre>: out std_logic; : out std_logic;</pre> | |
| | <pre>: in std_logic; : in std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(31 downto 0); : in std_logic_vector(15 downto 0); : out std_logic; : out std_logic; : out std_logic;</pre> | |
| ADC_TR_ERROR_OUT DISABLE_ADC_IN ERROR_OUT | | |
| end entity; | | |
| architecture Behavioral of | nx_data_validate is | |
| Gray Decoder signal nx_timestamp signal nx_channel_id | <pre>: std_logic_vector(13 downto 0); : std_logic_vector(6 downto 0);</pre> | |
| TIMESTAMP_BITS signal new_timestamp signal valid_frame_bits signal status_bits signal parity_error signal adc_data | <pre>: std_logic; : std_logic_vector(3 downto 0); : std_logic_vector(1 downto 0); : std_logic; : std_logic_vector(11 downto 0);</pre> | |

```
stdin
Aug 17, 14 0:32
                                                                    Page 74/253
-- Validate Timestamp
                             : std_logic_vector(13 downto 0);
signal timestamp_o
                             : std logic vector(6 downto 0);
signal channel o
signal timestamp status o
                            : std logic vector(2 downto 0);
                             : std_logic_vector(11 downto 0);
signal adc_data_o
                             : std logic;
signal data clk o
signal nx token return o
                            : std logic;
                             : std logic;
signal nx nomore data o
signal parity_error_ctr
                             : unsigned(15 downto 0);
signal invalid frame ctr
                             : unsigned(15 downto 0);
signal overflow ctr
                             : unsigned(15 downto 0);
signal pileup_ctr
                             : unsigned(15 downto 0);
signal trigger rate inc
                            : std logic;
signal pileup_rate_inc
                            : std_logic;
signal overflow rate inc
                            : std logic;
-- Self Trigger
signal self_trigger_o
                             : std_logic;
-- Rate Calculation
signal nx_trigger_ctr_t
                             : unsigned(27 downto 0);
signal nx trigger ctr t nr : unsigned(31 downto 0);
signal frame_ctr_t
                             : unsigned(27 downto 0);
signal nx_pileup_ctr_t
                             : unsigned(27 downto 0);
                             : unsigned(27 downto 0);
signal nx_overflow_ctr_t
signal adc_tr_error_ctr_t
                            : unsigned(27 downto 0);
signal adc_tr_update_ctr_t : unsigned(27 downto 0);
signal adc tr data ctr t
                             : unsigned(27 downto 0);
signal nx_rate_timer
                             : unsigned(27 downto 0);
-- ADC Averages
signal adc average divisor
                            : unsigned(3 downto 0);
signal adc average ctr
                             : unsigned(15 downto 0);
signal adc average sum
                             : unsigned(31 downto 0);
signal adc_average
                             : unsigned(11 downto 0);
signal adc_data_last
                             : std_logic_vector(11 downto 0);
-- Token Return Average
signal nx token return pipec : std logic vector(9 downto 0);
signal nx_token_return_pipev : std_logic_vector(11 downto 0);
signal adc_tr_value_tmp
                               : std_logic_vector(11 downto 0);
signal adc_tr_value
                               : std_logic_vector(11 downto 0);
signal adc_tr_data_p
                               : unsigned(11 downto 0);
signal adc_tr_data_c
                               : unsigned(11 downto 0);
                               : std logic;
signal adc_tr_data_clk
signal adc_tr_limit
                               : unsigned(11 downto 0);
signal adc_tr_error_ctr
                               : unsigned(11 downto 0);
                               : std logic;
signal adc tr error
signal adc_tr_error_status
                              : std_logic_vector(1 downto 0);
signal adc_tr_debug_mode
                               : std logic;
                               : std_logic;
signal adc_tr_error_o
type TR_STATES is (S_IDLE,
                   S START,
                   S_END
                   );
signal TR STATE : TR STATES;
```

```
stdin
 Aug 17, 14 0:32
                                                                Page 75/253
 -- Config
 signal readout type
                           : std logic vector(1 downto 0);
 -- Error Status
 signal new timestamp shift : std logic vector(3 downto 0);
 signal frame dt error
                          : std logic;
 signal frame dt error ctr : unsigned(15 downto 0);
 signal frame_rate_error : std_logic;
 signal error o
                           : std logic;
 -- Slave Bus
 signal slv data out o
                          : std logic vector(31 downto 0);
 signal slv_no_more_data_o : std_logic;
 signal slv_unknown_addr_o : std_logic;
 signal slv ack o
                          : std logic;
 signal clear_counters
                          : std_logic;
 signal nx_hit_rate
signal frame_rate
signal nx_pileup_rate
                          : unsigned(27 downto 0);
                          : unsigned(27 downto 0);
                          : unsigned(27 downto 0);
 signal nx_overflow_rate : unsigned(27 downto 0);
 signal adc tr error rate : unsigned(27 downto 0);
 signal adc_tr_update_rate : unsigned(27 downto 0);
 signal adc_tr_data_rate : unsigned(27 downto 0);
 signal invalid_adc
                          : std logic;
 signal adc_tr_value_r : std_logic_vector(11 downto 0);
 signal adc_tr_debug_p
                          : std logic;
 signal adc_tr_debug_c : std_logic;
 signal adc_tr_value_update : std_logic;
 signal state debug
                        : std logic vector(1 downto 0);
begin
 -- Debug Line
 DEBUG OUT(0)
                        <= CLK IN;
 DEBUG OUT(1)
                        <= DATA CLK IN;
 DEBUG OUT(2)
                        <= nx token return o;
 DEBUG OUT(3)
                        <= nx nomore data o;
 DEBUG OUT(4)
                        <= data clk o;
 DEBUG OUT(5)
                        <= new timestamp;
 DEBUG_OUT(6)
                        <= self_trigger_o;
 DEBUG_OUT(7)
                        <= invalid adc;
 DEBUG OUT(7)
                        <= adc tr data clk;
 DEBUG_OUT(8)
                        <= adc_tr_error;
 DEBUG_OUT(10 downto 9) <= adc_tr_error_status;</pre>
 DEBUG OUT(11)
                        <= adc tr debug p;
 DEBUG_OUT(12)
                        <= adc_tr_debug_c;
               <= adc_tr_value_update;</pre>
 DEBUG_OUT(13)
 DEBUG_OUT(15 downto 14) <= state_debug;</pre>
 -- Data Separation
 generic map (
     WIDTH => 14
   port map (
     CLK IN
                           => CLK IN,
```

```
stdin
Aug 17, 14 0:32
                                                               Page 76/253
    RESET_IN
                          => RESET IN,
                          => not DATA_IN(30 downto 24),
    GRAY_IN(13 downto 7)
    GRAY_IN( 6 downto 0)
                          => not DATA IN(22 downto 16),
    BINARY OUT
                          => nx timestamp
gray decoder CHANNEL ID: gray decoder
                                            -- Decode Channel ID
  generic map (
    WIDTH => 7
  port map (
    CLK IN
              => CLK IN,
    RESET IN => RESET IN,
    GRAY IN => DATA IN(14 downto 8),
    BINARY OUT => nx channel id
-- Separate Timestamp-, Status-, Parity- and Frame-bits
PROC TIMESTAMP_BITS: process (CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if (RESET IN = '1') then
      valid_frame_bits <= (others => '0');
      status_bits <= (others => '0');
      new timestamp
                       <= '0';
      adc_data
                        <= (others => '0');
    else
      if (DATA CLK IN = '1') then
       valid_frame_bits(3)
                                <= DATA_IN(31);
        valid_frame_bits(2)
                                <= DATA_IN(23);
       status_bits
                             <= DATA_IN(2 downto 1);
        adc data
                                <= DATA IN(43 downto 32);
        new_timestamp
                                <= '1';
        valid frame bits
                                <= (others => '0');
        status bits
                               <= (others => '0');
        adc data
                                <= (others => '0');
        new timestamp
                                <= '0';
      end if;
    end if;
  end if;
end process PROC TIMESTAMP BITS;
-- Check Parity Bit
PROC_PARITY_CHECKER: process(CLK_IN)
  variable parity_bits : std_logic_vector(22 downto 0);
  variable parity : std logic;
  if (rising_edge(CLK_IN)) then
    if (RESET_IN = '1') then
                      <= '0';
      parity error
    else
      if (DATA_CLK_IN = '1') then
        -- Timestamp Bit #6 is excluded (funny nxyter-bug)
        parity_bits
                        := DATA_IN(31)
                            DATA_IN(30 downto 24) &
                            DATA IN(21 downto 16) &
                            DATA_IN(14 downto 8) &
                            DATA_IN( 2 downto 1);
        parity
                         := xor all(parity bits);
```

```
stdin
Aug 17, 14 0:32
                                                             Page 77/253
        if (parity /= DATA_IN(0)) then
         parity error <= '1';
        else
                        <= '0';
         parity_error
        end if;
      else
       parity error
                        <= '0';
      end if;
    end if;
  end if;
end process PROC PARITY CHECKER;
-- Filter only valid events
______
PROC VALIDATE TIMESTAMP: process (CLK IN)
begin
  if ( rising_edge(CLK_IN) ) then
    if (RESET_IN = '1') then
      timestamp o
                  \leq (others => '0');
      channel o
                         <= (others => '0');
      timestamp_status_o <= (others => '0');
      adc_data_o <= (others => '0');
      data_clk_o
                         <= '0';
      nx_token_return_o <= '0';</pre>
                         <= '0';
      nx_nomore_data_o
                         <= '0';
      trigger_rate_inc
      pileup_rate_inc
                         <= '0';
      overflow_rate_inc <= '0';</pre>
      parity_error_ctr
                         <= (others => '0');
      invalid_frame_ctr <= (others => '0');
                         <= (others => '0');
      overflow ctr
                         <= (others => '0');
      pileup ctr
      invalid adc
                         <= '0';
      adc tr data p
                         <= (others => '0');
      adc tr data c
                          <= (others => '0');
      adc tr data clk
                          <= '0';
      nx token return pipec <= (others => '0');
      nx token return pipev <= (others => '0');
      adc_data_last
                          <= (others => '0');
      adc tr value tmp
                          \leq (others => '0');
      adc_tr_value_update <= '0';</pre>
      TR STATE
                          <= S IDLE;
                          <= "00";
      state_debug
    else
                       <= (others => '0');
      timestamp_o
                    <= (others => '0');
      channel_o
      timestamp_status_o <= (others => '0');
     adc_data_o
                         <= (others => '0');
                         <= '0';
      data_clk_o
                      <= '0';
      trigger_rate_inc
      pileup_rate_inc <= '0';</pre>
                       <= '0';
      overflow_rate_inc
                         <= '0';
      invalid adc
                         <= '0';
      adc_tr_data_clk
      adc_tr_value_update <= '0';</pre>
      if (new_timestamp = '1') then
        adc data last
                                        <= adc data;
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 78/253
        if (parity_error = '1') then
          parity error ctr <= parity error ctr + 1;
        end if;
        case valid frame bits is
          -- Data Frame
          when "1000" =>
            ---- Check Overflow
            if ((status_bits(0) = '1') and (clear_counters = '0')) then
                                  <= overflow_ctr + 1;
              overflow ctr
              overflow rate inc
                                          <= '1';
            end if;
            -- Check PileUp
            if ((status_bits(1) = '1') and (clear_counters = '0')) then
                                <= pileup_ctr + 1;
              pileup ctr
              pileup_rate_inc
                                          <= '1';
            end if;
            -- Take Timestamp
            timestamp_o
                                          <= nx timestamp;
                                          <= nx_channel_id;
            channel_o
            timestamp status o(2)
                                          <= parity error;</pre>
            timestamp_status_o(1 downto 0) <= status_bits;</pre>
            if (adc_tr_debug_mode = '0') then
              adc data o
                                           <= adc data;
            else
              adc data o
                                           <= std_logic_vector(adc_tr_data_p);</pre>
            end if;
            data clk o
                                           <= '1';
            if (adc data = x"aff") then
              invalid adc
                                           <= '1';
            end if;
                                          <= '0';
            nx token return o
            nx nomore data o
                                          <= '0';
            trigger rate inc
                                          <= '1';
            if (nx_token_return_o = '1' and
                nx_token_return_pipec = "1111111111") then
              -- First Data Word after 5 empty Frames
              adc_tr_data_p <= unsigned(adc_data_last);</pre>
                                          <= unsigned(adc_data);
              adc_tr_data_c
              adc_tr_data_clk
                                          <= '1';
            end if:
          when "0000" =>
            -- Token return and nomore data
            nx_token_return_o
                                          <= '1';
            nx nomore data o
                                          <= nx_token_return_o;
          when others =>
            -- Invalid frame, not empty, discard timestamp
            if (clear_counters = '0') then
              invalid_frame_ctr
                                      <= invalid_frame_ctr + 1;</pre>
            end if;
            nx token return o
                                          <= '0';
                                          <= '0';
            nx_nomore_data_o
```

```
stdin
Aug 17, 14 0:32
                                                                     Page 79/253
         end case;
         -- Token Return Check Handler
         case TR STATE is
           when S_IDLE =>
             if (nx token return pipev(6 downto 0) = "11111111") then
               adc tr value tmp
                                             <= adc data last;
               TR STATE
                                             <= S START;
             else
               TR STATE
                                             <= S IDLE;
             end if;
             state debug
                                             <= "01";
           when S START =>
             if (nx token return pipev = "11111111111") then
               TR STATE
                                             <= S END;
             elsif (nx_token_return_pipev( 6 downto 0) = "1111111" or
                    nx_token_return_pipev( 7 downto 0) = "11111111" or
                    nx_token_return_pipev( 8 downto 0) = "111111111" or
                    nx_token_return_pipev( 9 downto 0) = "1111111111" or
                    nx_token_return_pipev(10 downto 0) = "11111111111") then
               TR_STATE
                                             <= S START;
             else
               TR_STATE
                                             <= S_IDLE;
             end if;
             state_debug
                                             <= "10";
           when S END =>
             adc_tr_value
                                             <= adc_tr_value_tmp;</pre>
             adc_tr_value_update
                                             <= '1';
             TR STATE
                                             <= S IDLE;
             state debug
                                             <= "11";
         end case;
         -- Token Return Pipeline
         nx token return pipec(0)
                                             <= nx token return o;
         for I in 1 to 9 loop
           nx_token_return_pipec(I)
                                             <= nx_token_return_pipec(I - 1);</pre>
         end loop;
         if (TR_STATE /= S_END) then
           nx_token_return_pipev(0)
                                             <= nx token return o;
           for I in 1 to 11 loop
             nx_token_return_pipev(I)
                                             <= nx_token_return_pipev(I - 1);</pre>
           end loop;
         else
           nx_token_return_pipev
                                             <= (others => '0');
         end if;
       end if;
       -- Reset Counters
       if (clear_counters = '1') then
                                             <= (others => '0');
         invalid frame ctr
                                            <= (others => '0');
         overflow ctr
                                            <= (others => '0');
         pileup_ctr
       end if;
     end if;
   end if;
end process PROC_VALIDATE_TIMESTAMP;
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 80/253
PROC_CAL_RATES: process (CLK_IN)
  if (rising edge (CLK IN)) then
    if (RESET IN = '1') then
      nx_rate_timer
                            <= (others => '0');
      nx trigger ctr t
                            <= (others => '0');
       frame ctr t
                            <= (others => '0');
       adc tr error ctr t <= (others => '0');
       add tr update ctr t <= (others => '0');
      adc_tr_data_ctr_t <= (others => '0');
      nx hit rate
                            \leq (others => '0');
       frame rate
                            <= (others => '0');
      adc tr error rate
                           \leq (others => '0');
       adc_tr_update_rate <= (others => '0');
      adc tr data rate
                           <= (others => '0');
      nx trigger ctr t nr <= (others => '0');
      adc_tr_error_ctr
                           <= (others => '0');
      if (nx rate timer < x"5f5e100") then
        if (trigger_rate_inc = '1') then
          nx_trigger_ctr_t
                                          <= nx_trigger_ctr_t + 1;
          nx_trigger_ctr_t_nr
                                          <= nx_trigger_ctr_t_nr + 1;
        end if;
        if (new_timestamp = '1') then
          frame ctr t
                                          <= frame_ctr_t + 1;
        end if;
        if (pileup_rate_inc = '1') then
          nx_pileup_ctr_t
                                          <= nx pileup ctr t + 1;
        end if;
        if (overflow_rate_inc = '1') then
          nx overflow ctr t
                                          <= nx overflow ctr t + 1;
        end if;
        if (adc tr error = '1') then
          adc tr error ctr t
                                          <= adc tr error ctr t + 1;
          adc tr error ctr
                                          <= adc tr error ctr + 1;
        if (adc tr value update = '1') then
          adc_tr_update_ctr_t
                                          <= adc_tr_update_ctr_t + 1;
        end if;
        if (adc tr data clk = '1') then
          adc tr data ctr t
                                          <= adc_tr_data_ctr_t + 1;
        end if;
        nx rate timer
                                          <= nx rate timer + 1;
       else
        nx hit rate
                                          <= nx trigger ctr t;
        frame rate
                                          <= frame ctr t;
        nx_pileup_rate
                                          <= nx_pileup_ctr_t;
        nx_overflow_rate
                                          <= nx_overflow_ctr_t;</pre>
        adc tr error rate
                                          <= adc tr error ctr t;
        adc_tr_update_rate
                                          <= adc_tr_update_ctr_t;</pre>
        adc_tr_data_rate
                                          <= adc_tr_data_ctr_t;
                                          <= (others => '0');
        nx_trigger_ctr_t(27 downto 1)
        nx_trigger_ctr_t(0)
                                          <= trigger_rate_inc;
        frame_ctr_t(27 downto 1)
                                          <= (others => '0');
        frame_ctr_t(0)
                                          <= new_timestamp;</pre>
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 81/253
         nx_pileup_ctr_t(27 downto 1)
                                          <= (others => '0');
        nx_pileup_ctr_t(0)
                                          <= pileup_rate_inc;</pre>
         nx overflow ctr t(27 downto 1)
                                          \leq (others => '0');
                                          <= overflow_rate_inc;</pre>
         nx_overflow_ctr_t(0)
         adc tr error ctr t(27 downto 0) <= (others => '0');
         adc tr error ctr t(0)
                                          <= adc tr error;
         adc tr update ctr t(27 downto 0) <= (others => '0');
         adc_tr_update_ctr_t(0)
                                           <= adc tr value update;
         adc_tr_data_ctr_t(27 downto 0) <= (others => '0');
         adc tr data ctr t(0)
                                          <= adc tr data clk;
        nx rate timer
                                          <= (others => '0');
       end if;
     end if;
  end if;
end process PROC_CAL_RATES;
PROC ADC AVERAGE: process(CLK IN)
begin
  if (rising_edge(CLK_IN) ) then
    if (RESET IN = '1') then
      adc_average_ctr <= (others => '0');
      adc average sum <= (others => '0');
                         <= (others => '0');
      adc average
     else
       if ((adc_average_ctr srl to_integer(adc_average_divisor)) > 0) then
         adc average
                            <= (adc average sum srl
                              to_integer(adc_average_divisor))(11 downto 0);
         if (data_clk_o = '1') then
           adc average sum(11 downto 0) <= unsigned(adc data o);</pre>
           adc_average_sum(31 downto 13) <= (others => '0');
           adc average ctr <= x"0001";
           adc average sum <= (others => '0');
           adc_average_ctr <= (others => '0');
       elsif (data clk o = '1') then
         adc_average_sum <= adc_average_sum + unsigned(adc_data_o);</pre>
         adc average ctr <= adc average ctr + 1;
       end if;
    end if;
  end if;
end process PROC_ADC_AVERAGE;
PROC_ADC_TOKEN_RETURN: process(CLK_IN)
  variable lower limit
                           : unsigned(11 downto 0);
begin
  if (rising_edge(CLK_IN) ) then
    if (RESET_IN = '1') then
                          <= '0';
      adc_tr_error
                            <= '0';
      adc_tr_debug_p
                           <= '0';
      adc_tr_debug_c
      adc_tr_error_status <= "00";</pre>
     else
      lower limit
                              := unsigned(adc_tr_value) - adc_tr_limit;
                              <= '0';
      adc_tr_error
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 82/253
       if (adc_tr_data_clk = '1') then
                             > lower limit) then
        if (adc tr data p
          adc tr debug p
                             <= '1';
        else
          adc tr debug p
                              /- /O/:
        end if;
        if (adc tr data c
                             > lower limit) then
          adc tr debug c
                             <= '1';
          adc tr debug c
                             <= '0';
        end if;
        if (adc tr data p
                            > lower limit and
            adc tr data c
                             < lower limit) then
          adc_tr_error_status <= "00";
          adc_tr_error
                               <= '0';
        elsif (adc_tr_data_p > lower_limit and
               adc_tr_data_c > lower_limit) then
          adc tr error status <= "01";
          adc_tr_error
                               <= '1';
        else
          adc tr error status <= "10";
          adc_tr_error <= '1';</pre>
        end if;
      end if;
    end if;
  end if;
end process PROC_ADC_TOKEN_RETURN;
PROC ERROR HANDLER: process(CLK IN)
begin
  if (rising edge(CLK IN) ) then
     if (RESET IN = '1') then
       frame rate error <= '0';
                       <= '0';
       error o
       if (adc_tr_error_rate > x"0000020" and DISABLE_ADC_IN = '0') then
        error o
                              <= '1';
      else
        error o
                              <= '0';
      end if;
      if ((frame_rate < x"ldc_d64e" or
           frame_rate > x"1dc_d652")) then
        frame_rate_error
                              <= '1';
      else
        frame_rate_error
                              <= '0';
      end if;
    end if;
  end if;
end process PROC_ERROR_HANDLER;
PROC_DATA_STREAM_DELTA_T: process(CLK_IN)
  if (rising edge(CLK IN)) then
    if (RESET_IN = '1') then
                               <= (others => '0');
      new_timestamp_shift
       frame dt error ctr
                               <= (others => '0');
```

```
stdin
Aug 17, 14 0:32
                                                                     Page 83/253
       frame_dt_error
                               <= '0';
     else
       -- Frame
       new timestamp shift(0)
                                       <= new timestamp;
       new_timestamp_shift(3 downto 1) <= new_timestamp_shift(2 downto 0);</pre>
       case new timestamp shift is
        when "1100" | "1110" | "1111" | "0000" =>
           frame dt error ctr
                                       <= frame dt error ctr + 1;
                                       <= '1';
           frame dt. error
         when others =>
           frame dt error
                                       <= '0';
       end case;
    end if;
  end if;
end process PROC DATA STREAM DELTA T;
-- TRBNet Slave Bus
-- Give status info to the TRB Slow Control Channel
PROC_FIFO_REGISTERS: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    adc_tr_value_r
                            <= adc_tr_value;
    if ( RESET IN = '1' ) then
       slv data out o
                             <= (others => '0');
       slv ack o
                              <= '0';
                              <= '0';
       slv_unknown_addr_o
       slv no more data o
                              <= '0';
       clear_counters
                              <= '0';
       adc average divisor
                              <= x"3";
       adc tr limit
                              <= x"064"; -- 100
       adc_tr_debug_mode
                              <= '0';
                              \leq (others => '0');
       slv data out o
       slv_unknown_addr_o
                              <= '0';
       slv no more data o
                              <= '0';
       clear counters
                              <= '0';
       if (SLV READ IN = '1') then
         case SLV ADDR IN is
           when x"0000" =>
             slv_data_out_o(27 downto 0) <=</pre>
               std_logic_vector(nx_hit_rate);
             slv_data_out_o(31 downto 28) <= (others => '0');
                                           <= '1';
             slv ack o
           when x"0001" =>
             slv_data_out_o(27 downto 0) <=</pre>
               std_logic_vector(frame_rate);
             slv_data_out_o(30 downto 28) <= (others => '0');
             slv data out o(31)
                                           <= frame rate error;
             slv_ack_o
                                           <= '1';
           when x"0002" =>
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 84/253
             slv_data_out_o(15 downto 0)
               <= std_logic_vector(parity_error_ctr);
             slv data out o(31 downto 16) <= (others => '0');
             slv ack o
                                           <= '1';
           when x"0003" =>
             slv data out o(15 downto 0) <=
             std logic vector(invalid frame ctr);
             slv data out o(31 downto 16) <= (others => '0');
                                           <= '1';
             slv ack o
           when x"0004" =>
             slv data out o(27 downto 0) <=
              std logic vector(nx pileup rate);
             slv data out o(31 downto 28) <= (others => '0');
                                           <= '1';
             slv ack o
           when x"0005" =>
             slv_data_out_o(27 downto 0) <=</pre>
              std_logic_vector(nx_overflow_rate);
             slv_data_out_o(31 downto 28) <= (others => '0');
             slv ack o
                                           <= '1';
           when x"0006" =>
             slv data out o(1 downto 0)
                                           <= adc tr error status;
             slv_data_out_o(31 downto 2) <= (others => '0');
             slv ack o
                                           <= '1';
           when x"0007" =>
            slv_data_out_o(27 downto 0)
               <= std_logic_vector(adc_tr_error_rate);</pre>
             slv_data_out_o(31 downto 28) <= (others => '0');
             slv_ack_o
                                           <= '1';
           when x"0008" =>
             slv data out o(11 downto 0) <= adc tr value r;
             slv data out o(31 downto 12) <= (others => '0');
             slv ack o
                                           <= '1';
           when x"0009" =>
             slv data out o(27 downto 0)
               <= std_logic_vector(adc_tr_update_rate);</pre>
             slv_data_out_o(31 downto 28) <= (others => '0');
             slv ack o
                                           <= '1';
           when x"000a" =>
             slv_data_out_o(27 downto 0)
               <= std_logic_vector(adc_tr_data_rate);</pre>
             slv_data_out_o(31 downto 28) <= (others => '0');
             slv ack o
                                           <= '1';
           when x"000b" =>
             slv data out o(11 downto 0)
               <= std_logic_vector(adc_tr_limit);</pre>
             slv_data_out_o(31 downto 12) <= (others => '0');
                                           <= '1';
            slv ack o
           when x"000c" =>
             slv data out o(11 downto 0) <= std logic vector(adc average);</pre>
             slv_data_out_o(31 downto 12) <= (others => '0');
                                           <= '1';
             slv_ack_o
```

| Aug 17, 14 0:32 | stdin | Page 85/253 |
|---|--|---|
| std_log: | <pre>cut_o(3 downto 0) <= ic_vector(adc_average_divisor out_o(31 downto 4) <= (other</pre> | |
| std_log: | <pre>cut_o(15 downto 0) <= ic_vector(pileup_ctr); cut_o(31 downto 16) <= (other</pre> | ers => '0'); |
| std_log: | <pre>" => put_o(15 downto 0)</pre> | ers => '0'); |
| <= std_: | <pre>cut_o(11 downto 0) logic_vector(adc_tr_error_ctr out_o(31 downto 12) <= (other</pre> | |
| when x"0011 slv_data_c slv_data_c slv_ack_o | | <pre>cr_debug_mode; ers => '0');</pre> |
| when x"0012 slv_data_o slv_ack_o | | rigger_ctr_t_nr; |
| | ' => put_o(15 downto 0) | |
| when others slv_unknow slv_ack_o end case; | | |
| elsif (SLV_WRITI case SLV_ADDR when x"0000 clear_cour slv_ack_o | => | |
| when x"000b adc_tr_lir <= unsig slv_ack_o | |)); |
| when x"000d adc_averag slv_ack_o | | DATA_IN(3 downto 0); |
| when x"0011 adc_tr_del slv_ack_o | | DATA_IN(0); |

```
stdin
 Aug 17, 14 0:32
                                                                 Page 86/253
           when others =>
             slv_unknown_addr_o
                                          <= '1';
                                          <= '0';
             slv ack o
         end case;
       else
         slv ack o
                                          <= '0';
       end if;
     end if;
   end if;
 end process PROC FIFO REGISTERS;
 -- Output Signals
 adc tr error o
                     <= adc tr error;
                 <= timestamp_o;
 TIMESTAMP OUT
 CHANNEL OUT
                      <= channel o;
 TIMESTAMP_STATUS_OUT <= timestamp_status_o;
 ADC_DATA_OUT <= adc_data_o;
 DATA CLK OUT
                      <= data clk o;
 NX_TOKEN_RETURN_OUT <= nx_token_return_o;</pre>
 NX_NOMORE_DATA_OUT <= nx_nomore_data_o;</pre>
 ADC_TR_ERROR_OUT
                       <= adc_tr_error_o;
 ERROR_OUT
                       <= error o;
 -- Slave
 SLV_DATA_OUT
                       <= slv_data_out_o;
 SLV NO MORE DATA OUT <= slv no more data o;
 SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
 SLV_ACK_OUT
                       <= slv_ack_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
use work.trb3_components.all;
entity nx_event_buffer is
 generic (
   BOARD_ID : std_logic_vector(1 downto 0) := "11"
   );
 port (
                             : in std_logic;
   CLK_IN
   RESET_IN
                             : in std_logic;
                         in std_logic;
   RESET_DATA_BUFFER_IN
   NXYTER_OFFLINE_IN
                             : in std_logic;
   -- Data Buffer FIFO
   DATA IN
                             : in std_logic_vector(31 downto 0);
                             : in std_logic;
   DATA_CLK_IN
   EVT_NOMORE_DATA_IN
                             : in std_logic;
   -- Trigger
   TRIGGER_IN
                             : in std_logic;
   FAST_CLEAR_IN
                             : in std_logic;
   TRIGGER_BUSY_OUT
                             : out std_logic;
```

| Aug 17, 14 0:32 | stdin | Page 87/253 |
|--|--|-------------|
| EVT_BUFFER_FULL_OUT | : out std_logic; | |
| Response from FEE FEE_DATA_OUT FEE_DATA_WRITE_OUT FEE_DATA_ALMOST_FULL_IN | <pre>: out std_logic_vector(31 downto 0); : out std_logic; : in std_logic;</pre> | |
| Slave bus SLV_READ_IN SLV_WRITE_IN SLV_DATA_OUT SLV_DATA_IN SLV_ADDR_IN SLV_ACK_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT | <pre>: in std_logic; : in std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(31 downto 0); : in std_logic_vector(15 downto 0); : out std_logic; : out std_logic; : out std_logic;</pre> | |
| | : out std_logic; | |
| DEBUG_OUT); | : out std_logic_vector(15 downto 0) | |
| end entity; | | |
| architecture Behavioral of nx | _event_buffer is | |
| <pre>Data channel signal fee_data_o signal fee_data_write_o signal trigger_busy_o signal evt_data_flush</pre> | <pre>: std_logic_vector(31 downto 0); : std_logic; : std_logic; : std_logic;</pre> | |
| <pre>type STATES is (S_IDLE,</pre> | FER_WAIT | |
| FIFO signal fifo_reset signal fifo_read_enable | <pre>: std_logic; : std_logic;</pre> | |
| <pre> FIFO Input Handler signal fifo_next_word signal fifo_full signal fifo_write_enable signal fifo_almost_full_thr</pre> | <pre>: std_logic_vector(31 downto 0); : std_logic; : std_logic; : std_logic_vector(10 downto 0);</pre> | |
| <pre> NOMORE_DATA RS FlipFlo signal flush_end_enable_set signal flush_end_enable</pre> | : std_logic; | |
| | <pre>: std_logic_vector(31 downto 0); : std_logic; : std_logic; : std_logic;</pre> | |
| signal fifo_read_enable_s signal fifo_read_busy signal fifo_no_data signal fifo_read_done signal evt_buffer_full_o | <pre>: std_logic; : std_logic; : std_logic; : std_logic; : std_logic;</pre> | |

```
stdin
 Aug 17, 14 0:32
                                                                       Page 88/253
 signal fifo_data
                               : std_logic_vector(31 downto 0);
  type R STATES is (R IDLE,
                    R NOP1,
                    R_NOP2,
                    R READ WORD
  signal R STATE : R STATES;
  -- Event Buffer Output Handler
 signal evt data clk
                                    : std logic;
 signal evt_data_flushed
                                    : std logic;
 signal fifo_read_enable_f
                                    : std logic;
 signal fifo read enable f2
                                    : std logic;
 signal fifo_flush_ctr
                                    : unsigned(10 downto 0);
 signal fifo_flush_ctr_last
                                    : unsigned(10 downto 0);
 signal evt_data_flushed_x
                                    : std_logic;
 signal fifo_flush_ctr_x
                                    : unsigned(10 downto 0);
 signal flush end enable reset x : std logic;
  type F_STATES is (F_IDLE,
                    F FLUSH,
                    F_END
                    );
 signal F_STATE, F_NEXT_STATE : F_STATES;
  -- Error Status
 signal fifo_almost_full_p
                                : std_logic;
 signal error_status_o
                                : std_logic;
 signal fifo full rate ctr
                                : unsigned(19 downto 0);
  signal fifo full rate
                                : unsigned(19 downto 0);
 signal rate_timer_ctr
                                : unsigned(27 downto 0);
  -- Slave Bus
 signal slv_data_out_o
                                : std_logic_vector(31 downto 0);
 signal slv no more data o
                                : std logic;
 signal slv_unknown_addr_o
                                : std_logic;
 signal slv_ack_o
                                : std_logic;
 signal register_fifo_status : std_logic_vector(7 downto 0);
 signal data_wait
                                : std_logic;
begin
 DEBUG_OUT(0)
                         <= CLK_IN;
 DEBUG_OUT(1)
                         <= DATA_CLK_IN;
 DEBUG_OUT(2)
                         <= fifo_empty;
 DEBUG_OUT(3)
                         <= fifo_almost_full;
 DEBUG_OUT(4)
                         <= RESET_DATA_BUFFER_IN;</pre>
 DEBUG_OUT(5)
                         <= trigger_busy_o;
                         <= TRIGGER_IN;
 DEBUG_OUT(6)
                         <= evt_data_flush;</pre>
 DEBUG_OUT(7)
 DEBUG_OUT(8)
                         <= flush_end_enable;</pre>
                         <= evt data clk;
 DEBUG OUT(9)
 DEBUG_OUT(10)
                         <= fee_data_write_o;
                         <= evt_data_flushed;</pre>
 DEBUG_OUT(11)
 DEBUG_OUT(12)
                         <= '0';
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 89/253
DEBUG_OUT(13)
                      <= EVT_NOMORE_DATA_IN;</pre>
                      <= FAST CLEAR IN;
DEBUG_OUT(14)
                      <= FEE DATA ALMOST FULL IN;
DEBUG OUT(15)
PROC DATA HANDLER: process(CLK IN)
begin
  if ( rising_edge(CLK_IN) ) then
    if (RESET IN = '1') then
      evt data flush
      trigger busy o
                         <= '0';
      STATE
                         <= S IDLE;
    else
      evt_data_flush
                         <= '0';
      trigger busy o
                         <= '1';
      if (FAST_CLEAR_IN = '1') then
        STATE
                                 <= S IDLE;
      else
        case STATE is
          when S_IDLE =>
            if (NXYTER OFFLINE IN = '1') then
             trigger_busy_o <= '0';
              STATE
                                        <= S IDLE;
            elsif (TRIGGER IN = '1') then
              evt_data_flush <= '1';
              STATE
                                       <= S_FLUSH_BUFFER_WAIT;</pre>
            else
              trigger_busy_o
                                     <= '0';
              STATE
                                       <= S_IDLE;
            end if;
          when S FLUSH BUFFER WAIT =>
            if (evt data flushed = '0') then
                                        <= S FLUSH_BUFFER_WAIT;
              STATE
            else
              STATE
                                        <= S IDLE;
            end if;
        end case;
      end if;
    end if;
  end if;
end process PROC_DATA_HANDLER;
-- FIFO Input Handler
-- Send data to FIFO
fifo_32_data_1: entity work.fifo_32_data
  port map (
    Data
                 => fifo_next_word,
                => CLK_IN,
    Clock
    WrEn
                => fifo_write_enable,
    RdEn
                => fifo read enable,
              => fifo_reset,
    Reset
    AmFullThresh => fifo_almost_full_thr,
                 => fifo o,
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 90/253
                  => fifo_empty,
     Empty
                  => fifo full.
    Full
    AlmostFull => fifo almost full
fifo reset
                 <= RESET IN or RESET DATA BUFFER IN;
fifo read enable <= fifo read enable f or fifo read enable s;
PROC FIFO WRITE HANDLER: process(CLK IN)
begin
  if(rising_edge(CLK_IN)) then
    if (RESET IN = '1' or RESET DATA BUFFER IN = '1') then
      fifo write enable <= '0';
      fifo write enable <= '0';
      fifo next word <= x"deadbeef";</pre>
      if (DATA CLK IN = '1' and
          fifo full
                         = '0' and
          fifo_almost_full = '0') then
        fifo_next_word <= DATA_IN;</pre>
        fifo write enable <= '1';
      end if:
    end if;
  end if;
end process PROC_FIFO_WRITE_HANDLER;
PROC_FLUSH_END_RS_FF: process(CLK_IN)
  if (rising edge (CLK IN)) then
    if( RESET_IN = '1') then
      flush_end_enable <= '0';
      if (flush_end_enable_reset_x = '1') then
         flush end enable <= '0';
       elsif (\overline{\text{flush}} end enable set = '1') then
        flush end enable <= '1';
      end if:
    end if;
  end if;
end process PROC_FLUSH_END_RS_FF;
flush end enable set <= EVT NOMORE DATA IN;
PROC_FLUSH_BUFFER_TRANSFER: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
     fifo_read_enable_f2 <= fifo_read_enable_f;</pre>
    if( RESET_IN = '1' ) then
                          <= '0';
      evt_data_clk
      evt_data_flushed
                             <= '0';
      fifo flush ctr
                           <= (others => '0');
      fifo_flush_ctr_last <= (others => '0');
      F STATE
                             <= F IDLE;
     else
                         <= evt_data_flushed_x;
<= fifo_flush_ctr_x;</pre>
      evt_data_flushed
      fifo_flush_ctr
                             <= F NEXT STATE;
      F STATE
      evt_data_clk
                             <= fifo_read_enable_f2;</pre>
      if (F STATE = F END) then
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 91/253
        fifo_flush_ctr_last <= fifo_flush_ctr_x;
      end if;
    end if:
  end if;
end process PROC_FLUSH_BUFFER_TRANSFER;
PROC FLUSH BUFFER: process(F STATE,
                           evt data flush,
                           fifo empty,
                           evt data clk.
                           flush end enable
begin
  -- Defaults
  fifo_read_enable_f
fifo_flush_ctr_x
evt_data_flushed_x
<= '0';
fifo_flush_ctr;
<= fifo_flush_ctr;
<= '0';</pre>
  evt_data_flushed_x
  flush end enable reset x <= '0';
  -- Multiplexer fee_data_o
  if (evt_data_clk = '1') then
    fee data o
                                <= fifo o;
    fee_data_o
fee_data_write_o
                               <= '1';
  else
                          <= (others => '1');
<= '0';
    fee data o
    fee_data_write_o
  end if;
  -- FIFO Read Handler
  case F STATE is
    when F_IDLE =>
      if (evt_data_flush = '1') then
        fifo_flush_ctr_x <= (others => '0');
        flush end enable reset x <= '1';
        F_NEXT_STATE <= F_FLUSH;
      else
        F NEXT STATE
                              <= F IDLE;
      end if;
    when F FLUSH =>
      if (fifo empty = '0') then
        fifo_read_enable_f <= '1';</pre>
        fifo_flush_ctr_x <= fifo_flush_ctr + 1;
F_NEXT_STATE <= F_FLUSH;</pre>
        F NEXT STATE
      else
        if (flush_end_enable = '0') then
          F_NEXT_STATE <= F_FLUSH;
        else
          F NEXT STATE
                             <= F END;
        end if;
      end if;
    when F END =>
      evt_data_flushed_x
                              <= '1';
      F_NEXT_STATE
                               <= F IDLE;
  end case;
end process PROC_FLUSH_BUFFER;
-- FIFO Output Handler
______
```

```
stdin
Aug 17, 14 0:32
                                                       Page 92/253
PROC_FIFO_READ_WORD: process(CLK_IN)
  if ( rising edge (CLK IN) ) then
   if( RESET_IN = '1' ) then
     fifo read enable s <= '0';
     R STATE
                      <= R IDLE;
    else
     fifo read busy
                      <= '0';
     case R STATE is
      when R_IDLE =>
        if (fifo_read_start = '1') then
         if (fifo empty = '0') then
           fifo_read_enable_s <= '1';
           fifo_read_busy <= '1';
           R STATE
                         <= R NOP1;
          else
           fifo_no_data <= '1';
           fifo_read_done <= '1';
           R_STATE
                           <= R_IDLE;
          end if;
        else
          R STATE
                           <= R IDLE;
        end if;
       when R_NOP1 =>
        fifo read busy
                           <= '1';
        R STATE
                           <= R NOP2;
       when R NOP2 =>
        fifo read busy
                           <= '1';
        R STATE
                           <= R READ WORD;
       when R READ WORD =>
                      <= '0';
        fifo read_busy
        fifo_data
                        <= fifo o;
        fifo_read_done
                        <= '1';
        R STATE
                           <= R IDLE;
     end case;
   end if;
  end if;
end process PROC FIFO READ WORD;
-- Rate Counters + Rate Error Check
______
level_to_pulse_FIFO_FULL: level_to_pulse
  port map (
   CLK_IN => CLK_IN,
   RESET_IN => RESET_IN,
   LEVEL IN => fifo almost full,
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 93/253
    PULSE_OUT => fifo_almost_full_p
PROC_RATE_COUNTER: process(CLK_IN)
begin
  if (rising edge(CLK IN) ) then
    if (RESET IN = '1') then
      fifo full rate ctr
                             \leq (others \Rightarrow '0');
                             <= (others => '0');
      fifo full rate
                             <= (others => '0');
      rate timer ctr
       error status o
                             <= '0';
     else
      if (rate timer ctr < x"5f5e100") then
        rate timer ctr
                                         <= rate timer ctr + 1;
        if (fifo_almost_full_p = '1') then
          fifo full rate ctr
                                        <= fifo full rate ctr + 1;
         end if;
       else
                                         <= (others => '0');
        rate timer ctr
         fifo full rate
                                         <= fifo full rate ctr;
         fifo_full_rate_ctr(19 downto 1) <= (others => '0');
         fifo full rate ctr(0)
                                         <= fifo almost full p;
        if (fifo full rate > 0) then
                                         <= '1';
          error status o
         else
                                         <= '0';
          error_status_o
         end if;
      end if;
    end if;
  end if;
end process PROC RATE COUNTER;
-- Slave Bus Slow Control
register fifo status(0)
                                    <= fifo write enable;
register_fifo_status(1)
                                    <= fifo full;
register_fifo_status(3 downto 2) <= (others => '0');
register fifo status(4)
                                   <= fifo read enable;
register fifo status(5)
                                    <= fifo empty;
register_fifo_status(7 downto 6) <= (others => '0');
PROC_SLAVE_BUS: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      slv_data_out_o
                              <= (others => '0');
                              <= '0';
      slv ack o
                             <= '0';
      slv_unknown_addr_o
                             <= '0';
      slv no more data o
                              <= '0';
      fifo_read_start
      data wait
                              <= '0';
       fifo almost full thr <= "00101011110"; -- default: 350 = 1.4k
     else
      slv_data_out_o
                              <= (others => '0');
      slv ack o
                              <= '0';
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 94/253
       slv_unknown_addr_o
                              <= '0';
                              <= '0';
      slv_no_more_data_o
       fifo read start
                              <= '0';
                              <= '0';
      data_wait
      if (data wait = '1') then
        if (fifo read done = '0') then
                                          <= '1';
          data wait
         else
          if (fifo_no_data = '0') then
                                          <= fifo data;
             slv data out o
             slv ack o
                                          <= '1';
          else
            slv no more data o
                                          <= '1';
                                          <= '0';
            slv ack o
          end if;
          data wait
                                          <= '0';
        end if;
      elsif (SLV_READ_IN = '1') then
        case SLV ADDR IN is
          when x''' 0000''' =>
            fifo_read_start
                                           <= '1';
            data wait
                                           <= '1';
           when x"0001" =>
             slv data out o(10 downto 0) <= fifo almost full thr;</pre>
             slv_data_out_o(31 downto 11) <= (others => '0');
             slv ack o
                                           <= '1';
          when x"0002" =>
             slv_data_out_o(10 downto 0) <=</pre>
               std logic vector(fifo flush ctr last);
             slv_data_out_o(31 downto 11) <= (others => '0');
             slv ack o
                                           <= '1';
           when x"0003" =>
              slv data out o(19 downto 0) <= fifo full rate;
              slv data out o(31 downto 20) <= (others => '0');
              slv ack o
                                           <= '1';
           when x"0004" =>
              slv data out o(0)
                                           <= error status o;
              slv_data_out_o(31 downto 1) <= (others => '0');
                                           <= '1';
              slv_ack_o
           when x"0005" =>
             slv_data_out_o(7 downto 0)
                                           <= register fifo status;
             slv_data_out_o(31 downto 8)
                                          <= (others => '0');
            slv_ack_o
                                           <= '1';
           when others =>
             slv_unknown_addr_o
                                           <= '1';
        end case;
      elsif (SLV_WRITE_IN = '1') then
        case SLV_ADDR_IN is
          when x'''0001''' =>
            if (unsigned(slv_data_out_o(10 downto 0)) < 2040) then
              fifo_almost_full_thr
                                           <= SLV_DATA_IN(10 downto 0);
             end if;
```

| Aug 17, 14 0:32 | stdin | Page 95/253 |
|---|---|-----------------|
| slv_ack_o | <= '1'; | |
| when others slv_unknown slv_ack_o end case; | | |
| else slv_ack_o end if; end if; end if; end process PROC_SLAVE | <= '0'; BUS; | |
| Output Signals | | |
| evt_buffer_full_o | <= fifo_almost_full; | |
| TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT | <= trigger_busy_o; <= evt_buffer_full_o; | |
| FEE_DATA_OUT FEE_DATA_WRITE_OUT | <= fee_data_o; <= fee_data_write_o; | |
| SLV_DATA_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT SLV_ACK_OUT | <pre><= slv_data_out_o; <= slv_no_more_data_o; <= slv_unknown_addr_o; <= slv_ack_o;</pre> | |
| ERROR_OUT | <= error_status_o; | |
| end Behavioral; library ieee; use ieee.std_logic_1164.a use ieee.numeric_std.all | | |
| library work; use work.nxyter_component | cs.all; | |
| entity nx_fpga_timestamp port (| is | |
| CLK_IN RESET_IN NX_MAIN_CLK_IN | <pre>: in std_logic; : in std_logic; : in std_logic;</pre> | |
| TIMESTAMP_RESET_IN TIMESTAMP_RESET_OUT TRIGGER_IN TIMESTAMP_HOLD_OUT TIMESTAMP_TRIGGER_OUT | | MAIN_CLK_DOMAIN |
| Slave bus SLV_READ_IN SLV_WRITE_IN SLV_DATA_OUT SLV_DATA_IN SLV_ACK_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT | <pre>: in std_logic; : in std_logic; : out std_logic_vector(31 downto 0) : in std_logic_vector(31 downto 0) : out std_logic; : out std_logic; : out std_logic; : out std_logic;</pre> |); ; |
| Debug Line | | |

```
stdin
 Aug 17, 14 0:32
                                                                     Page 96/253
    DEBUG_OUT
                             : out std_logic_vector(15 downto 0)
end entity;
architecture Behavioral of nx_fpga_timestamp is
 type S STATES is (S IDLE,
                    S RESET,
                    S RESET WAIT,
                    S HOLD
                    );
  signal S_STATE : S_STATES;
  signal wait_timer_start
                              : std logic;
  signal wait timer done
                              : std logic;
  signal timestamp reset ff : std logic;
  signal timestamp_reset_f
                             : std_logic;
  signal timestamp reset
                              : std logic;
  signal timestamp ctr
                              : unsigned(11 downto 0);
  signal timestamp_hold_o
                              : std_logic_vector(11 downto 0);
  signal timestamp trigger o : std logic;
  signal timestamp_reset_o : std_logic;
  -- Reset
  signal reset_nx_main_clk_in_ff : std_logic;
  signal reset_nx_main_clk_in_f : std_logic;
  signal RESET_NX_MAIN_CLK_IN
                                  : std logic;
 attribute syn_keep : boolean;
                                                     : signal is true;
 attribute syn keep of reset nx main clk in ff
 attribute syn_keep of reset_nx_main_clk_in_f
                                                     : signal is true;
  attribute syn keep of timestamp reset ff
                                                     : signal is true;
 attribute syn_keep of timestamp_reset_f
                                                     : signal is true;
  attribute syn preserve : boolean;
  attribute syn preserve of reset nx main clk in ff : signal is true;
 attribute syn_preserve of reset_nx_main_clk_in_f : signal is true;
 attribute syn preserve of timestamp reset ff
                                                     : signal is true;
 attribute syn_preserve of timestamp_reset_f
                                                     : signal is true;
begin
 DEBUG_OUT(0)
                           <= NX MAIN CLK IN;
 DEBUG_OUT(1)
                           <= '0';
 DEBUG_OUT(2)
                           <= TIMESTAMP_RESET_IN;</pre>
 DEBUG_OUT(3)
                           <= '0';
 DEBUG_OUT(4)
                           <= TRIGGER IN;
 DEBUG_OUT(5)
                           <= '0';
 DEBUG_OUT(6)
                           <= timestamp_reset_ff;</pre>
 DEBUG_OUT(7)
                           <= '0';
 DEBUG OUT(8)
                           <= timestamp_reset_f;</pre>
 DEBUG_OUT(9)
                           <= '0';
 DEBUG_OUT(10)
                           <= timestamp_reset;</pre>
                           <= '0';
 DEBUG_OUT(11)
                           <= timestamp_reset_o;</pre>
 DEBUG_OUT(12)
 DEBUG_OUT(13)
                           <= '0';
 DEBUG OUT(14)
                           <= timestamp trigger o;
 DEBUG_OUT(15)
                           <= '0';
  --timestamp_hold_o(10 downto 0);
```

| Aug 17, 14 0:32 | stdin | Page 97/253 |
|--|---|-------------|
| | | |
| Reset Domain Transfer | | |
| reset_nx_main_clk_in_ff reset_nx_main_clk_in_f | <pre><= RESET_IN when rising_edge(NX_MAIN_CI <= reset_nx_main_clk_in_ff when rising_edge(NX_MAIN_CLK_IN);</pre> | .K_IN); |
| RESET_NX_MAIN_CLK_IN | <pre>when rising_edge(NX_MAIN_CLK_IN); <= reset_nx_main_clk_in_f when rising_edge(NX_MAIN_CLK_IN);</pre> | |
| NX Clock Domain | | |
| Timestamp Process + Ti | rigger | |
| timestamp_reset_ff | | |
| timestamp_reset_f | <pre><= timestamp_reset_ff when rising_edge(NX_MAIN_CLK_IN);</pre> | |
| timestamp_reset | <pre><= timestamp_reset_f when rising_edge(NX_MAIN_CLK_IN);</pre> | |
| CTR_WIDTH => 3, CTR_END => 7) port map (CLK_IN => NX RESET_IN => RES TIMER_START_IN => wa: TIMER_DONE_OUT => wa: | it_timer_start, | |
|); PROC_TIMESTAMP_CTR: proce | | |
| if (rising_edge(NX_MAIN) | X = (1) then | |
| timestamp_ctr timestamp_hold_o timestamp_reset_o S STATE | <pre><= '0'; <= (others => '0'); <= (others => '0'); <= '0'; <= '0'; <= S RESET;</pre> | |
| | _ | |
| wait_timer_start timestamp_trigger_o timestamp_reset_o | <pre>> <= '0'; <= '0';</pre> | |
| case S_STATE is | | |
| if (timestamp_1 S_STATE | <pre></pre> | then |
| when S_RESET => | | |

```
stdin
 Aug 17, 14 0:32
                                                                      Page 98/253
            timestamp_reset_o
                                      <= '1';
                                      <= '1';
            wait_timer_start
                                      <= S RESET WAIT;
            S STATE
          when S_RESET_WAIT =>
            if (wait timer done = '0') then
              timestamp reset o
                                     <= '1';
              S STATE
                                     <= S RESET WAIT;
            else
                                     \leq (others => '0');
              timestamp ctr
              S STATE
                                     <= S_IDLE;
            end if;
          when S HOLD =>
            timestamp ctr
                                     <= timestamp ctr + 1;
            timestamp_ctr
timestamp_hold_o
timestamp_trigger_o
                                     <= timestamp ctr;
                                     <= '1';
            S STATE
                                     <= S IDLE;
        end case;
      end if;
    end if;
 end process PROC_TIMESTAMP_CTR;
  -- Output Signals
 TIMESTAMP_RESET_OUT <= timestamp_reset_o;</pre>
 TIMESTAMP HOLD OUT <= timestamp hold o;
 TIMESTAMP_TRIGGER_OUT <= timestamp_trigger_o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter components.all;
entity nx_histogram is
 generic (
    BUS WIDTH : integer := 7
    );
 port (
                           : in std_logic;
    CLK_IN
                          : in std_logic;
    RESET_IN
                           : in unsigned(2 downto 0);
    NUM_AVERAGES_IN
    AVERAGE_ENABLE_IN : in std_logic;
   CHANNEL_ID_IN
CHANNEL_DATA_IN
                         : in std_logic_vector(BUS_WIDTH - 1 downto 0);
                         : in std_logic_vector(31 downto 0);
    CHANNEL_ADD_IN : in std_logic;
CHANNEL_WRITE_IN : in std_logic;
    CHANNEL_WRITE_BUSY_OUT : out std_logic;
    CHANNEL_ID_READ_IN
                           : in std_logic_vector(BUS_WIDTH - 1 downto 0);
    CHANNEL_READ_IN : in std_logic;
CHANNEL_DATA_OUT : out std_logic_vector(31 downto 0);
    CHANNEL_DATA_VALID_OUT : out std_logic;
    CHANNEL_READ_BUSY_OUT : out std_logic;
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 99/253
   DEBUG OUT
                   : out std_logic_vector(15 downto 0)
   );
end entity;
architecture Behavioral of nx histogram is
 -- Hist Fill/Ctr Handler
 type H STATES is (H IDLE.
                  H WRITEADD CHANNEL,
                  H WRITE CHANNEL,
                  H ERASE.
                   H ERASE CHANNEL
 signal H STATE, H NEXT STATE : H STATES;
                           : std_logic_vector(BUS_WIDTH - 1 downto 0);
 signal address hist m
 signal address_hist_m_x
                             : std_logic_vector(BUS_WIDTH - 1 downto 0);
 signal data_hist_m
                              : std_logic_vector(31 downto 0);
                              : std_logic_vector(31 downto 0);
 signal data_hist_m_x
 signal read_data_hist
                               : std_logic_vector(31 downto 0);
 signal read_data_ctr_hist
                               : unsigned(7 downto 0);
 signal read_address_hist
                               : std logic vector(BUS WIDTH - 1 downto 0);
 signal read_enable_hist
                               : std logic;
 signal write_data_hist
                               : std_logic_vector(31 downto 0);
 signal write_data_ctr_hist
                               : unsigned(7 downto 0);
 signal write_address_hist
                               : std_logic_vector(BUS_WIDTH - 1 downto 0);
 signal write enable hist
                               : std logic;
 signal write_address
                              : std_logic_vector(BUS_WIDTH - 1 downto 0);
 signal write data
                               : std logic vector(31 downto 0);
                               : std logic;
 signal write enable
 signal channel write busy o
                              : std logic;
 signal erase counter x
                               : unsigned(BUS_WIDTH - 1 downto 0);
 signal erase counter
                               : unsigned(BUS WIDTH - 1 downto 0);
 -- Hist Read Handler
 signal read address
                              : std logic vector(BUS WIDTH - 1 downto 0);
 signal read data
                             : std logic vector(31 downto 0);
 signal read_enable_p
                             : std logic;
 signal read_enable
                              : std logic;
 signal channel_data_o
                             : std_logic_vector(31 downto 0);
 signal channel_data_valid_o : std_logic;
 signal channel_data_valid_o_f : std_logic_vector(2 downto 0);
 signal channel_read_busy_o
                               : std_logic;
 signal debug_state_x
                          : std_logic_vector(2 downto 0);
 signal debug state : std logic vector(2 downto 0);
begin
                <= CLK_IN;
<= channel_write_busy_o;
<= CHANNEL_ADD_IN;
<= write_enable_hist;</pre>
 DEBUG OUT(0)
 DEBUG_OUT(1)
 DEBUG_OUT(2)
 DEBUG OUT(3)
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 100/253
DEBUG_OUT(4)
                          <= channel_read_busy_o;</pre>
DEBUG OUT(5)
                          <= CHANNEL READ IN;
                          <= read enable;
DEBUG OUT(6)
DEBUG OUT(7)
                          <= channel data valid o;
                          <= RESET_IN;
DEBUG_OUT(8)
DEBUG OUT(11 downto 9) <= debug state;
DEBUG OUT(15 downto 12) <= channel data o(3 downto 0);
SMALL: if (BUS_WIDTH = 7) generate
  ram_dp_COUNTER_HIST: entity work.ram_dp_128x40
    port map (
      WrAddress
                         => write address hist,
      RdAddress
                         => read address hist,
      Data(31 downto 0) => write data hist.
      Data(39 downto 32) => write data ctr hist,
                         => not RESET IN,
      RdClock
                         => CLK IN,
      RdClockEn => read_enable_hist,
      Reset
                        => RESET IN,
      WrClock => CLK_IN,
WrClockEn => write_enable_hist,
Q(31 downto 0) => read_data_hist,
      Q(39 downto 32) => read_data_ctr_hist
      );
  ram_dp_RESULT_HIST: entity work.ram_dp_128x32
    port map (
      WrAddress => write address,
      RdAddress => read address.
      Data => write data,
               => not RESET_IN,
      RdClock => CLK IN,
      RdClockEn => read_enable,
      Reset => RESET IN,
      WrClock => CLK IN,
      WrClockEn => write enable,
                => read data
      );
end generate SMALL;
LARGE: if (BUS WIDTH = 9) generate
  ram_dp_COUNTER_HIST: entity work.ram_dp_512x40
    port map (
      WrAddress
                         => write_address_hist,
      RdAddress
                         => read address hist,
      Data(31 downto 0) => write_data_hist,
      Data(39 downto 32) => write_data_ctr_hist,
                         => not RESET IN,
      WE
      RdClock
                         => CLK_IN,
      RdClockEn
                         => read enable hist.
                         => RESET IN,
      Reset
      WrClock
                         => CLK_IN,
                         => write_enable_hist,
      WrClockEn
      Q(31 downto 0)
                         => read data hist,
      Q(39 downto 32)
                         => read_data_ctr_hist
      );
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 101/253
  ram_dp_RESULT_HIST: entity work.ram dp 512x32
    port map (
      WrAddress => write address,
      RdAddress => read address,
      Data
                => write_data,
      WE
                => not RESET IN,
      RdClock => CLK IN,
      RdClockEn => read enable,
      Reset.
              => RESET IN,
      WrClock => CLK IN.
       WrClockEn => write enable,
                => read data
      );
end generate LARGE;
-- Memory Handler
pulse_to_level_1: pulse_to_level
  generic map (
    NUM CYCLES => 2
  port map (
    CLK IN => CLK IN,
    RESET_IN => RESET_IN,
    PULSE IN => read enable p.
    LEVEL OUT => read enable
    );
PROC HIST READ: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
                                   <= '0';
      read_enable_p
      read address
                                   <= (others => '0');
       channel_data_valid_o_f
                                   <= (others => '0');
      channel data valid o
                                   <= '0';
      channel data o
                                   <= (others => '0');
       channel read busy o
                                   <= '0';
     else
       channel_data_valid_o_f(2)
      channel_data_valid_o_f(1)
                                   <= channel data valid o f(2);
      channel data valid o f(0)
                                   <= channel data valid o f(1);
                                   <= '0';
      read_enable_p
      read address
                                   \leq (others \Rightarrow '0');
      channel_data_o
                                  <= (others => '0');
      channel_data_valid_o
                                  <= '0';
      channel_read_busy_o
                                   <= '0';
       if (CHANNEL_READ_IN = '1') then
                                  <= '1';
         read enable p
        read_address
                                   <= CHANNEL_ID_READ_IN;
         channel_data_valid_o_f(2) <= '1';</pre>
       end if;
       if (channel_data_valid_o_f(0) = '1') then
         channel data o
                                  <= read data;
         channel_data_valid_o
                                  <= '1';
       end if;
       if (channel data valid o f = "000" and CHANNEL READ IN = '0') then
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 102/253
         channel_read_busy_o
                                   <= '0';
       else
        channel read busy o
                                   <= '1';
       end if;
     end if;
  end if;
end process PROC HIST READ;
PROC HIST HANDLER TRANSFER: process(CLK IN)
  if( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
      address hist m
                           \leq (others => '0');
      data hist m
                           <= (others => '0');
      erase counter
                          \leq (others => '0');
                           <= H ERASE;
      H STATE
      debug state
                           <= (others => '0');
     else
      address_hist_m
                            <= address hist m x;
      data_hist_m
                            <= data_hist_m_x;
      erase_counter
                           <= erase_counter_x;</pre>
      H STATE
                           <= H NEXT STATE;
      debug_state
                            <= debug_state_x;
     end if;
  end if;
end process PROC_HIST_HANDLER_TRANSFER;
PROC_HIST_HANDLER: process(H_STATE,
                            CHANNEL_ID_IN,
                            CHANNEL_DATA_IN,
                            CHANNEL ADD IN,
                            CHANNEL WRITE IN
  variable new data
                              : unsigned(31 downto 0);
begin
  address hist m x
                               <= address hist m;
  data hist m x
                               <= data hist m;
  erase counter x
                               <= erase counter;
  case H STATE is
     when H IDLE =>
      write address hist
                               \leq (others \Rightarrow '0');
      write data hist
                               <= (others => '0');
      write_data_ctr_hist
                               <= (others => '0');
                               <= '0';
      write_enable_hist
      write address
                               <= (others => '0');
      write_data
                               <= (others => '0');
      write_enable
                               <= '0';
                               <= '0';
       channel_write_busy_o
       if (CHANNEL_ADD_IN = '1') then
        read address hist
                               <= CHANNEL ID IN;
        read_enable_hist
                               <= '1';
        address_hist_m_x
                               <= CHANNEL_ID_IN;
                               <= CHANNEL DATA IN;
        data hist m x
        H_NEXT_STATE
                               <= H_WRITEADD_CHANNEL;
       elsif (CHANNEL_WRITE_IN = '1') then
         read address hist
                               <= (others => '0');
                               <= '0';
        read_enable_hist
        address_hist_m_x
                               <= CHANNEL_ID_IN;
        data hist m x
                               <= CHANNEL DATA IN;
```

| Aug 17, 14 0:32 | stdin | Page 103/253 |
|--------------------------------------|---------------------------------------|---|
| H_NEXT_STATE | <= H_WRITE_CHANNEL; | |
| else read_address_hist | <= (others => '0'); | |
| read_enable_hist | <= '0'; | |
| address_hist_m_x | <= (others => '0'); | |
| | <= (others => '0'); | |
| | <= H_IDLE; | |
| end if; | | |
| debug_state_x <= "001"; | | |
| when H_WRITEADD_CHANNEL =: | | |
| if (AVERAGE_ENABLE_IN = | | |
| new_data | := std_logic_vector(unsigne | |
| write_data_ctr_hist | unsigne <= read_data_ctr_hist + 1; | ed(data_hist_m)); |
| write_address | <= address_hist_m; | |
| write_data | <= new_data; | |
| write_enable | <= '1'; | |
| | ist srl to_integer(NUM_AVERA | AGES_IN)) > 0) |
| then | | 7/7 . 11 |
| new_data | := std_logic_vector(unsigne | ed(data_hist_m)); |
| write_data_ctr_hist | <= x"01"; | |
| write_address | <= address_hist_m; | |
| write_data | <= new_data; | |
| _write_enable | <= '1'; | |
| else | | 1/ 1 1 1 1 1 1 1 |
| new_data | | ed(read_data_hist) + ed(data_hist_m)); |
| write_data_ctr_nist <= | = read_data_ctr_hist + 1; | |
| write_address | <= (others => '0'); | |
| write_data | <= (others => '0'); | |
| write_enable | <= '0'; | |
| end if; | | |
| read_address_hist | <= (others => '0'); | |
| read_enable_hist | <= '0'; | |
| | <= address_hist_m; | |
| write_data_hist write_enable_hist | <= new_data; <= '1'; | |
| channel_write_busy_o | <= '1'; | |
| H_NEXT_STATE | <= H_IDLE; | |
| debug_state_x <= "010"; | | |
| when H_WRITE_CHANNEL => | | |
| new_data | <pre>:= unsigned(data_hist_m);</pre> | |
| read_address_hist | <= (others => '0'); | |
| read_enable_hist | <= '0'; | |
| write_address_hist | <= address_hist_m; | |
| write_data_hist | <= new_data; | |
| write_data_ctr_hist | <= (others => '0'); | |
| write_enable_hist | <= '1'; | |
| write_address | <= address_hist_m; | |
| write_data | <= new_data; | |
| write_enable | <= '1'; | |
| | <= '1'; | |
| H_NEXT_STATE | <= H_IDLE; | |
| debug_state_x <= "011"; | | |
| | | |

```
stdin
 Aug 17, 14 0:32
                                                                     Page 104/253
      when H_ERASE =>
                                 <= (others => '0');
        write_address_hist
        write data hist
                                <= (others => '0');
        write data ctr hist
                                <= (others => '0');
                                <= '0';
        write_enable_hist
        write address
                                <= (others => '0');
        write data
                                <= (others => '0');
        write enable
                                <= '0';
        erase counter x
                                <= erase counter + 1;
        read address hist
                                \leq (others => '0');
        read enable hist
                                <= '0';
        address hist m x
                                <= std logic vector(erase counter);
        data hist m x
                                <= (others => '0');
        channel_write_busy_o
                                <= '1';
        H NEXT STATE
                                <= H ERASE CHANNEL;
        debug state x <= "100";
      when H ERASE CHANNEL =>
        new data
                                := unsigned(data_hist_m);
                                <= (others => '0');
        read_address_hist
        read_enable_hist
                                <= '0';
        write address hist
                                <= address hist m;
        write_data_hist
                                <= new_data;
        write_data_ctr_hist
                                <= (others => '0');
        write_enable_hist
                                 <= '1';
        write_address
                                <= address_hist_m;
        write_data
                                <= new_data;
        write_enable
                                <= '1';
        channel_write_busy_o
                                <= '1';
        if (erase counter > 0) then
         H_NEXT_STATE
                                <= H_ERASE;
        else
          H NEXT STATE
                                <= H IDLE;
        end if;
        debug_state_x <= "101";</pre>
    end case;
  end process PROC HIST HANDLER;
  -- Output Signals
                            <= channel_write_busy_o;</pre>
  CHANNEL_WRITE_BUSY_OUT
  CHANNEL_DATA_OUT
                            <= channel_data_o;</pre>
 CHANNEL_DATA_VALID_OUT
                            <= channel_data_valid_o;</pre>
 CHANNEL_READ_BUSY_OUT
                            <= channel_read_busy_o;</pre>
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.nxyter_components.all;
entity nx_histograms is
 port (
    CLK IN
                         : in std logic;
```

| Aug 17, 14 0:32 | stdin | Page 105/253 |
|---|---|--------------|
| RESET_IN : in | n std_logic; | - |
| RESET_HISTS_IN : in | n std_logic; | |
| CHANNEL_ID_IN : in CHANNEL_ADC_IN : in | | |
| SLV_WRITE_IN : in SLV_DATA_OUT : on SLV_DATA_IN : in SLV_ADDR_IN : in | | |
| DEBUG_OUT : OI | ut std_logic_vector(15 downto 0) | |
| end entity; | | |
| architecture Behavioral of n | c_histograms is | |
| Hit Histogram signal hit_num_averages signal hit_average_enable signal hit_write_busy signal hit_read_busy | <pre>: std_logic; : std_logic; : std_logic;</pre> | |
| | <pre>: std_logic_vector(6 downto 0); : std_logic_vector(31 downto 0); : std_logic; : std_logic;</pre> | |
| signal hit read | <pre>: std_logic_vector(6 downto 0); : std_logic; : std_logic_vector(31 downto 0); : std_logic;</pre> | |
| PileUp Histogram signal pileup_num_averages signal pileup_average_enab signal pileup_write_busy signal pileup_read_busy | le : std_logic; : std_logic; | |
| signal pileup_write_id signal pileup_write_data signal pileup_write signal pileup_add | <pre>: std_logic_vector(6 downto 0); : std_logic_vector(31 downto 0); : std_logic; : std_logic;</pre> | |
| signal pileup_read_id signal pileup_read signal pileup_read_data signal pileup_read_data_va | <pre>: std_logic_vector(6 downto 0); : std_logic; : std_logic_vector(31 downto 0); lid : std_logic;</pre> | |
| OverFlow Histogram signal ovfl_num_averages | : unsigned(2 downto 0); | |

```
stdin
Aug 17, 14 0:32
                                                                  Page 106/253
 signal ovfl_average_enable : std_logic;
 signal ovfl_write_busy
                             : std_logic;
 signal ovfl read busy
                             : std logic;
 signal ovfl_write_id
                             : std_logic_vector(6 downto 0);
 signal ovfl write data
                             : std logic vector(31 downto 0);
                             : std logic;
 signal ovfl write
 signal ovfl add
                             : std logic;
 signal ovfl read id
                             : std logic vector(6 downto 0);
 signal ovfl read
                            : std logic;
                            : std_logic_vector(31 downto 0);
 signal ovfl read data
 signal ovfl read data valid : std logic;
 -- ADC Value Histogram
 signal adc num averages
                            : unsigned(2 downto 0);
 signal adc_average_enable : std_logic;
 signal adc write busy
                            : std logic;
 signal adc_read_busy
                            : std logic;
 signal adc_write_id
                            : std_logic_vector(6 downto 0);
 signal adc write data
                            : std logic vector(31 downto 0);
 signal adc_write
                            : std_logic;
                             : std_logic;
 signal adc_add
 signal adc_read_id
                            : std_logic_vector(6 downto 0);
 signal adc read
                            : std logic;
 signal adc_read_data
                            : std_logic_vector(31 downto 0);
 signal adc_read_data_valid : std_logic;
 -- Timestamp Histogram
 signal ts_num_averages
                             : unsigned(2 downto 0);
 signal ts_average_enable
                            : std_logic;
 signal ts write busy
                            : std logic;
 signal ts_read_busy
                             : std_logic;
 signal ts write id
                             : std logic vector(8 downto 0);
 signal ts write data
                             : std logic vector(31 downto 0);
 signal ts_write
                             : std logic;
 signal ts add
                             : std logic;
 signal ts_read_id
                             : std_logic_vector(8 downto 0);
 signal ts read
                             : std logic;
 signal ts read data
                             : std_logic_vector(31 downto 0);
 signal ts_read_data_valid : std_logic;
 -- Reset Hists
 signal RESET_HISTS
                             : std_logic;
 -- Slave Bus
 signal slv_data_out_o
                            : std_logic_vector(31 downto 0);
 signal slv_no_more_data_o : std_logic;
 signal slv_unknown_addr_o : std_logic;
 signal slv_ack_o
                             : std_logic;
begin
-- DEBUG_OUT(0)
                              <= CLK_IN;
-- DEBUG OUT(1)
                              <= CHANNEL FILL IN;
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 107/253
-- DEBUG_OUT(2)
                              <= hit_write_busy;
-- DEBUG_OUT(3)
                              <= pileup_write_busy;
-- DEBUG_OUT(4)
                              <= ovfl write busy;
-- DEBUG OUT(5)
                              <= adc write busy;
                              <= hit read busy;
-- DEBUG OUT(6)
-- DEBUG OUT(7)
                              <= pileup read busy;
-- DEBUG OUT(8)
                             <= ovfl read busy;
-- DEBUG OUT(9)
                             <= adc read busy;
-- DEBUG OUT(15 downto 10)
                           \leq (others => '0');
-- DEBUG OUT(15 downto 1) <= SLV ADDR IN(14 downto 0);
 RESET HISTS <= RESET IN or RESET HISTS IN;
nx_histogram_hits: nx_histogram
  generic map (
    BUS_WIDTH => 7
  port map (
                           => CLK_IN,
    CLK_IN
    RESET IN
                           => RESET HISTS,
    NUM AVERAGES IN
                           => hit num averages,
                           => hit average enable,
    AVERAGE ENABLE IN
    CHANNEL_ID_IN
                           => hit_write_id,
                           => hit_write_data,
    CHANNEL_DATA_IN
    CHANNEL ADD IN
                           => hit add,
                           => hit_write,
    CHANNEL_WRITE_IN
    CHANNEL_WRITE_BUSY_OUT => hit_write_busy,
     CHANNEL_ID_READ_IN
                           => hit_read_id,
    CHANNEL READ IN
                           => hit read,
    CHANNEL DATA OUT
                           => hit read data,
     CHANNEL DATA VALID OUT => hit read data valid,
     CHANNEL_READ_BUSY_OUT => hit_read_busy,
    DEBUG_OUT
                           => open
    );
nx_histogram_adc: nx_histogram
  generic map (
    BUS WIDTH => 7
  port map (
    CLK_IN
                           => CLK IN,
    RESET_IN
                           => RESET HISTS,
    NUM_AVERAGES_IN
                           => adc_num_averages,
    AVERAGE ENABLE IN
                           => adc average enable,
                           => adc_write_id,
    CHANNEL_ID_IN
    CHANNEL_DATA_IN
                           => adc write data,
                           => adc add,
    CHANNEL_ADD_IN
                       => adc_write,
    CHANNEL_WRITE_IN
    CHANNEL_WRITE_BUSY_OUT => adc_write_busy,
                           => adc_read_id,
     CHANNEL_ID_READ_IN
     CHANNEL_READ_IN
                           => adc_read,
     CHANNEL DATA OUT
                           => adc read data,
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 108/253
    CHANNEL_DATA_VALID_OUT => adc_read_data_valid,
    CHANNEL_READ_BUSY_OUT => adc_read_busy,
    DEBUG OUT
                           => open
nx histogram pileup: nx histogram
  generic map (
    BUS WIDTH => 7
  port map (
    CLK IN
                           => CLK IN,
    RESET IN
                           => RESET HISTS.
    NUM AVERAGES_IN
                           => pileup num averages,
                           => pileup average enable,
    AVERAGE ENABLE IN
    CHANNEL_ID_IN
                           => pileup write id.
                           => pileup write data,
    CHANNEL_DATA_IN
    CHANNEL_ADD_IN
                           => pileup add,
                           => pileup_write,
    CHANNEL_WRITE_IN
    CHANNEL_WRITE_BUSY_OUT => pileup_write_busy,
    CHANNEL_ID_READ_IN
                           => pileup_read_id,
                           => pileup_read,
    CHANNEL_READ_IN
                           => pileup_read_data,
    CHANNEL DATA OUT
    CHANNEL_DATA_VALID_OUT => pileup_read_data_valid,
    CHANNEL READ BUSY OUT => pileup read busy.
    DEBUG_OUT
                           => open
    );
nx_histogram_ovfl: nx_histogram
  generic map (
    BUS_WIDTH => 7
  port map (
    CLK IN
                           => CLK IN,
    RESET IN
                           => RESET HISTS,
    NUM AVERAGES IN
                           => ovfl num averages,
    AVERAGE ENABLE IN
                           => ovfl average enable,
                           => ovfl_write_id,
    CHANNEL_ID_IN
    CHANNEL_DATA_IN
                           => ovfl write data,
                           => ovfl add,
    CHANNEL ADD IN
    CHANNEL_WRITE_IN
                          => ovfl_write,
    CHANNEL_WRITE_BUSY_OUT => ovfl_write_busy,
    CHANNEL_ID_READ_IN
                           => ovfl_read_id,
                           => ovfl read,
    CHANNEL READ IN
                           => ovfl_read_data,
    CHANNEL_DATA_OUT
    CHANNEL_DATA_VALID_OUT => ovfl_read_data_valid,
    CHANNEL_READ_BUSY_OUT => ovfl_read_busy,
    DEBUG_OUT
                           => open
    );
nx_histogram_ts: nx_histogram
  generic map (
    BUS WIDTH => 9
  port map (
    CLK IN
                           => CLK IN,
```

| Aug 17, 14 0:32 | stdin | Page 109/253 |
|--|---|--------------|
| RESET_IN | => RESET_HISTS, | |
| CHANNEL_ID_IN CHANNEL_DATA_IN CHANNEL_ADD_IN | <pre>=> ts_num_averages, => ts_average_enable, => ts_write_id, => ts_write_data, => ts_add, => ts_write, => ts_write_busy,</pre> | |
| CITAMMET DEAD IN | | |
| DEBUG_OUT); | => DEBUG_OUT | |
| , | | |
| Fill Histograms | | |
| PROC_FILL_HISTOGRAMS: proce begin if (rising_edge(CLK_IN)) if (RESET_HISTS = '1') hit_write_id hit_write_data hit_write hit_add | then | |
| <pre>adc_write_id adc_write_data adc_write adc_add</pre> | <pre><= (others => '0'); <= (others => '0'); <= '0'; <= '0';</pre> | |
| pileup_write_id pileup_write_data pileup_write pileup_add | <pre><= (others => '0'); <= (others => '0'); <= '0'; <= '0';</pre> | |
| ovfl_write_id ovfl_write_data ovfl_write ovfl_add | <pre><= (others => '0'); <= (others => '0'); <= '0'; <= '0';</pre> | |
| ts_write_id ts_write_data ts_write ts_add else | <pre><= (others => '0'); <= (others => '0'); <= '0'; <= '0';</pre> | |
| hit_write_id hit_write_data hit_write hit_add | <pre><= (others => '0'); <= (others => '0'); <= '0'; <= '0';</pre> | |
| <pre>adc_write_id adc_write_data adc_write adc_add</pre> | <pre><= (others => '0'); <= (others => '0'); <= '0'; <= '0';</pre> | |

```
stdin
Aug 17, 14 0:32
                                                               Page 110/253
      pileup_write_id
                                    <= (others => '0');
                                    <= (others => '0');
      pileup_write_data
                                    <= '0';
      pileup write
                                    <= '0';
      pileup add
      ovfl write id
                                   \leq (others => '0');
                                   <= (others => '0');
      ovfl write data
      ovfl_write
                                   <= '0';
      ovfl add
                                    <= '0';
      ts_write_id
                                    <= (others => '0');
                                   <= (others => '0');
      ts write data
      ts write
                                   <= '0';
                                    <= '0';
      ts add
      if (CHANNEL_FILL_IN = '1' and hit_write_busy = '0') then
        hit_write_id <= CHANNEL_ID_IN;
        hit write data
                                     <= x"0000 0001";
        hit add
                                     <= '1';
        adc_write_id
                                     <= CHANNEL_ID_IN;
        adc write data(11 downto 0)
                                     <= CHANNEL ADC IN;
        adc_write_data(31 downto 12) <= (others => '0');
        adc_add
                                      <= '1';
        if (CHANNEL_PILEUP_IN = '1') then
          pileup_write_id <= CHANNEL_ID_IN;</pre>
                                 <= x"0000_0001";
          pileup_write_data
                                    <= '1';
          pileup_add
        end if;
        if (CHANNEL_OVERFLOW_IN = '1') then
          ovfl_write_id <= CHANNEL_ID_IN;</pre>
          ovfl write data
                                   <= x"0000 0001";
          ovfl add
                                     <= '1';
        end if;
        if (unsigned(CHANNEL_TS_IN) > 0) then
          ts_write_id <= CHANNEL_TS_IN;
          ts write data
                                   <= x"0000 0001";
          ts add
                                     <= '1';
        end if;
      end if;
    end if;
  end if;
end process PROC_FILL_HISTOGRAMS;
-- Trbnet Slave Bus
-- Give status info to the TRB Slow Control Channel
PROC_HISTOGRAMS_READ: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if (RESET_HISTS = '1') then
      slv_data_out_o <= (others => '0');
      slv_no_more_data_o <= '0';
slv_unknown_addr_o <= '0';
                           <= '0';
      slv_ack_o
```

| | - (.P | |
|----------------------------|-----------------------------------|--------------|
| Aug 17, 14 0:32 | stdin | Page 111/253 |
| hit_read_id | <= (others => '0'); | |
| hit_read | <= '0'; | |
| hit_num_averages | <= "000"; | |
| hit_average_enable | <= '0'; | |
| adc_read_id | <= (others => '0'); | |
| adc_read | <= '0'; | |
| adc_num_averages | <= (others => '0'); | |
| adc_average_enable | <= ' <u>1</u> '; | |
| pileup_read_id | <= (others => '0'); | |
| pileup_read | <= '0'; | |
| pileup_num_averages | <= "000"; | |
| pileup_average_enable | <= '0'; | |
| ovfl_read_id | <= (others => '0'); | |
| ovfl_read | <= '0'; | |
| ovfl_num_averages | <= "000"; | |
| ovfl_average_enable | <= '0'; | |
| . , , , , | ()] | |
| ts_read_id | <= (others => '0'); | |
| ts_read ts_num_averages | <= '0'; <= "000"; | |
| ts_average_enable | <= '0'; | |
| else | \- 0 <i>I</i> | |
| slv_data_out_o | <= (others => '0'); | |
| slv_unknown_addr_o | <= '0'; | |
| slv_no_more_data_o | <= '0'; | |
| 1 | | |
| hit_read_id | <= (others => '0'); | |
| hit_read | <= '0'; | |
| adc_read_id | <= (others => '0'); | |
| adc_read | <= '0'; | |
| | | |
| pileup_read_id | <= (others => '0'); | |
| pileup_read | <= '0'; | |
| ovfl_read_id | <= (others => '0'); | |
| ovfl_read | <= '0'; | |
| | | |
| ts_read_id | <= (others => '0'); | |
| ts_read | <= '0'; | |
| if (hit_read_busy = | = '1' or | |
| | - 1 01 - '1' or | |
| pileup read busy | | |
| ovfl_read_busy = | | |
| | '1') then | |
| if (hit_read_data_va | | |
| slv_data_out_o | <pre><= hit_read_data;</pre> | |
| slv_ack_o | <= '1'; | |
| elsif (adc_read_data | | |
| slv_data_out_o | <= adc_read_data; | |
| slv_ack_o | <= '1'; data_valid = '1') then | |
| slv_data_out_o | <pre>aca_varid = '1') then</pre> | ta: |
| slv_data_out_o | <= '1'; | · · · |
| | ta valid = '1') then | |
| slv_data_out_o | <pre><= ovfl_read_data</pre> | ; |
| slv_ack_o | <= '1'; | |
| elsif (ts_read_data_ | _valid = '1') then | |
| | | |

| Aug 17, 14 0:32 | stdin | Page 112/253 |
|---|--|--------------|
| slv_data_out_o | <= ts_read_data; | |
| slv_ack_o | <= '1'; | |
| else slv_ack_o | <= '0'; | |
| end if; | ζ= 0 , | |
| elsif (SLV_READ_IN = | (11) then | |
| | $DR_IN) >= x"0000"$ and | |
| unsigned(SLV_AD) | $DR_IN) \ll x"007f"$) then | |
| hit_read_id | <= SLV_ADDR_IN(6 | downto 0); |
| hit_read slv_ack_o | <= '1'; <= '0'; | |
| | $ADDR_IN) >= x"0100"$ and | |
| | _ADDR_IN) <= x"017f") then | 1 0). |
| pileup_read_id pileup_read | <= SLV_ADDR_IN(6 <= '1'; | downto U); |
| slv_ack_o | <= '0'; | |
| elsif (unsigned(SLV | $_{ADDR_{IN}} >= x"0200"$ and | |
| | $ADDR_IN) <= x"027f") then$ | dormto 0): |
| ovfl_read_id ovfl_read | <= SLV_ADDR_IN(6 <= '1'; | downed 0), |
| slv_ack_o | <= '0'; | |
| | _ADDR_IN) >= x"0300" and | |
| unsigned(SLV) adc read id | _ADDR_IN) <= x"037f") then | downto 0): |
| adc_read | <= '1'; | downco o, r |
| slv_ack_o | <= '0'; | |
| | _ADDR_IN) >= x"0400" and _ADDR_IN) <= x"05ff") then | |
| ts_read_id | _ADDR_IN/ <- X USII / CHEN <= SLV_ADDR_IN(8 | downto 0); |
| ts_read | <= '1'; | |
| slv_ack_o | <= '0'; | |
| else case SLV_ADDR_IN | is | |
| when x"0080" => | | |
| slv_data_out_ | | |
| | ector(hit_num_averages); o(31 downto 3) <= (others => '0' | '): |
| slv_ack_o | <= '1'; | , , |
| , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | |
| when x"0081" => slv_data_out_o | o(0) <= hit_average_er | nahle: |
| | o(31 downto 1) <= (others => '0 | |
| slv_ack_o | <= '1'; | |
| when x"0180" => | | |
| slv_data_out_ | o(2 downto 0) <= | |
| | ector(pileup_num_averages); | |
| slv_data_out_o slv_ack_o | o(31 downto 3) <= (others => '0' <= '1'; | () ; |
| SIV_ack_0 | ν - 1 / | |
| when x"0181" => | | |
| slv_data_out_c | o(0) | |
| siv_data_out_o | <pre>0(31 downto 1) <= (others => '0' <= '1';</pre> | , , |
| | | |
| when x"0280" => | o(2 downto 0) <= | |
| slv_data_out_e std logic ve | o(2 downto 0) <= ector(ovfl_num_averages); | |
| | o(31 downto 3) <= (others => '0 | ·); |
| slv_ack_o | <= '1'; | |
| i | | |

| Aug 17, 14 0:32 | stdi | n | Page 113/253 |
|------------------|--|--|--------------|
| S | n x"0281" => lv_data_out_o(0) lv_data_out_o(31 downto 1 lv_ack_o | <pre><= ovfl_average_enabl) <= (others => '0'); <= '1';</pre> | e; |
| s | n x"0380" => lv_data_out_o(2 downto 0) std_logic_vector(adc_num lv_data_out_o(31 downto 3 lv_ack_o | _averages); | |
| S | n x"0381" => lv_data_out_o(0) lv_data_out_o(31 downto 1 lv_ack_o | <pre><= adc_average_enable) <= (others => '0'); <= '1';</pre> | ; |
| s | <pre>n x"0600" => lv_data_out_o(2 downto 0) std_logic_vector(ts_num_ lv_data_out_o(31 downto 3 lv_ack_o</pre> | averages); | |
| S | n x"0601" => lv_data_out_o(0) lv_data_out_o(31 downto 1 lv_ack_o | <pre><= ts_average_enable;) <= (others => '0'); <= '1';</pre> | |
| s | n others => lv_unknown_addr_o lv_ack_o | <= '1'; <= '0'; | |
| end c end if; | | | |
| elsif (SI | V_WRITE_IN = '1') then | | |
| when hit | V_ADDR_IN is x"0080" => _num_averages _ack_o | <= SLV_DATA_IN(2 down <= '1'; | to 0); |
| hit | x"0081" => _average_enable _ack_o | <= SLV_DATA_IN(0); <= '1'; | |
| pil | x"0180" => eup_num_averages _ack_o | <pre><= SLV_DATA_IN(2 down <= '1';</pre> | to 0); |
| pil | x"0181" => eup_average_enable _ack_o | <= SLV_DATA_IN(0); <= '1'; | |
| ovf slv | x"0280" => l_num_averages _ack_o | <= SLV_DATA_IN(2 down <= '1'; | to 0); |
| ovf | x"0281" => l_average_enable _ack_o | <= SLV_DATA_IN(0); <= '1'; | |
| when | x"0380" => | | |

```
stdin
 Aug 17, 14 0:32
                                                                    Page 114/253
              adc_num_averages
                                             <= SLV_DATA_IN(2 downto 0);
                                             <= '1';
             slv_ack_o
            when x"0381" =>
             adc_average_enable
                                             <= SLV_DATA_IN(0);
             slv ack o
                                             <= '1';
            when x"0600" =>
                                             <= SLV DATA IN(2 downto 0);
             ts num averages
             slv ack o
                                             <= '1';
            when x"0601" =>
             ts_average_enable
                                             <= SLV DATA IN(0);
             slv ack o
                                             <= '1';
           when others =>
             slv_unknown_addr_o
                                             <= '1';
             slv ack o
                                             <= '0';
         end case;
        else
         slv ack o
                                             <= '0';
        end i\bar{f};
     end if;
    end if;
 end process PROC_HISTOGRAMS_READ;
 -- Output Signals
 -- Slave
 SLV_DATA_OUT
                       <= slv_data_out_o;
 SLV NO MORE DATA OUT <= slv no more data o;
 SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
 SLV_ACK_OUT
                        <= slv ack o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
library work;
use work.nxyter_components.all;
entity nx_i2c_master is
 generic (
   I2C_SPEED : unsigned(11 downto 0) := x"3e8"
   );
 port(
                      : in std_logic;
   CLK_IN
                       : in std_logic;
   RESET_IN
    -- I2C connections
    SDA_INOUT : inout std_logic;
    SCL_INOUT
                        : inout std_logic;
    -- Internal Interface
    INTERNAL COMMAND IN : in
                                 std logic vector(31 downto 0);
   COMMAND_BUSY_OUT : out std_logic;
I2C_DATA_OUT : out std_logic_vector(31 downto 0);
    I2C_DATA_BYTES_OUT : out std_logic_vector(31 downto 0);
```

| Aug 17, 14 0:32 | stdin | Page 115/253 |
|---|---|--------------|
| I2C_LOCK_IN : in | std_logic; | |
| Slave bus SLV_READ_IN : in SLV_WRITE_IN : in SLV_DATA_OUT : out SLV_DATA_IN : in SLV_ADDR_IN : in SLV_ACK_OUT : out SLV_NO_MORE_DATA_OUT : out SLV_UNKNOWN_ADDR_OUT : out | <pre>std_logic; std_logic; std_logic_vector(31 downto 0); std_logic_vector(31 downto 0); std_logic_vector(15 downto 0); std_logic; std_logic; std_logic; std_logic;</pre> | |
| Debug Line DEBUG_OUT : out); | std_logic_vector(15 downto 0) | |
| end entity; | | |
| architecture Behavioral of nx_ | i2c_master is | |
| signal sda_o signal scl_o | <pre>: std_logic; : std_logic;</pre> | |
| signal sda_i signal sda_x signal sda | <pre>: std_logic; : std_logic; : std_logic;</pre> | |
| signal scl_i signal scl_x signal scl signal command_busy_o | <pre>: std_logic; : std_logic; : std_logic; : std_logic;</pre> | |
| I2C Master signal sda_master signal scl_master signal i2c_start signal i2c_busy signal startstop_select signal startstop_seq_start signal sendbyte_seq_start signal readbyte_seq_start signal readcyte_setart signal sendbyte_start signal sendbyte_start signal sendbyte_start | <pre>: std_logic; : std_logic_vector(7 downto 0); : std_logic; : std_logic_vector(31 downto 0); : std_logic_vector(31 downto 0);</pre> | |
| signal readbyte_seq_start_x signal read_seq_ctr_x signal i2c_data_x signal i2c_bytes_x | <pre>: std_logic; : std_logic; : std_logic_vector(7 downto 0);</pre> | |
| signal sda_startstop signal scl_startstop signal i2c_notready signal startstop_done | <pre>: std_logic; : std_logic; : std_logic;</pre> | |
| signal sda_sendbyte signal scl_sendbyte | <pre>: std_logic; : std_logic;</pre> | |

```
stdin
 Aug 17, 14 0:32
                                                                     Page 116/253
 signal sendbyte_ack
                               : std_logic;
                                : std_logic;
 signal sendbyte_done
 signal sda readbyte
                                : std logic;
 signal scl_readbyte
                               : std_logic;
 signal readbyte byte
                               : std logic vector(31 downto 0);
 signal readbyte done
                               : std logic;
  type STATES is (S_RESET,
                  S IDLE,
                  S_START,
                  S START WAIT,
                  S_SEND_CHIP_ID,
                  S_SEND_CHIP_ID_WAIT,
                  S SEND REGISTER,
                  S_SEND_REGISTER_WAIT,
                  S SEND DATA,
                  S_SEND_DATA_WAIT,
                  S_GET_DATA,
                  S_GET_DATA_WAIT,
                  S STOP,
                  S_STOP_WAIT
 signal STATE, NEXT_STATE : STATES;
  -- TRBNet Slave Bus
 signal slv_data_out_o
                                   : std_logic_vector(31 downto 0);
 signal slv_no_more_data_o
                                   : std_logic;
 signal slv unknown addr o
                                   : std logic;
 signal slv_ack_o
                                   : std_logic;
  signal i2c chipid
                                   : std logic vector(6 downto 0);
 signal i2c_rw_bit
                                   : std_logic;
 signal i2c num bytes
                                   : unsigned(2 downto 0);
 signal i2c_registerid
                                   : std_logic_vector(7 downto 0);
  signal i2c register data
                                   : std logic vector(7 downto 0);
 signal i2c_register_value_read
                                  : std_logic_vector(7 downto 0);
 signal disable_slave_bus
                                   : std logic;
 signal internal_command
                                   : std_logic;
 signal internal_command_d
                                   : std logic;
 signal i2c data internal o
                                   : std_logic_vector(31 downto 0);
 signal i2c_data_internal_bytes_o : std_logic_vector(31 downto 0);
 signal i2c_data_slave
                                   : std_logic_vector(31 downto 0);
begin
  -- Debug
 DEBUG_OUT(0)
                          <= CLK IN;
 DEBUG_OUT(3 downto 1)
                          <= i2c_num_bytes; --i2c_data(7 downto 0);
 DEBUG OUT(4)
                          <= startstop_seq_start;</pre>
 DEBUG_OUT(5)
                          <= readbyte_seq_start;</pre>
 DEBUG_OUT(6)
                          <= startstop_done;</pre>
                          <= sendbyte_done;
 DEBUG_OUT(7)
                          <= readbyte_done;
 DEBUG_OUT(8)
  --DEBUG OUT(10 downto 9) <= i2c data(31 downto 30);
 DEBUG_OUT(9)
                          <= i2c_busy;
                          <= i2c_busy;
 DEBUG_OUT(10)
 DEBUG OUT(11)
                          <= i2c_busy;
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 117/253
DEBUG_OUT(12)
                         <= sda_o;
DEBUG_OUT(13)
                         <= scl o;
DEBUG OUT(14)
                        <= sda i;
DEBUG OUT(15)
                        <= scl i;
--DEBUG_OUT(12 downto 9) <= i2c_data(31 downto 28);
-- Start / Stop Sequence
nx_i2c_startstop_1: nx_i2c_startstop
  generic map (
    I2C SPEED => I2C SPEED
  port map (
    CLK IN
                      => CLK IN.
    RESET IN
                      => RESET IN,
    START IN
                      => startstop seg start,
                      => startstop select,
    SELECT IN
    SEQUENCE_DONE_OUT => startstop done,
              => sda startstop,
    SDA OUT
    SCL OUT
                      => scl startstop,
    NREADY_OUT
                      => i2c_notready
    );
nx_i2c_sendbyte_1: nx_i2c_sendbyte
  generic map (
    I2C SPEED => I2C SPEED
  port map (
                      => CLK IN,
    CLK IN
    RESET_IN
                      => RESET_IN,
    START IN
                      => sendbyte_seq_start,
                      => sendbyte byte,
    BYTE IN
    SEQUENCE_DONE_OUT => sendbyte_done,
                      => sda_sendbyte,
    SDA_OUT
    SCL OUT
                      => scl sendbyte,
    SDA_IN
                      => sda,
    SCL IN
                      => scl,
    ACK OUT
                      => sendbyte ack
nx i2c readbyte 1: nx i2c readbyte
  generic map (
    I2C_SPEED => I2C_SPEED
  port map (
    CLK IN
                      => CLK IN,
    RESET_IN
                      => RESET IN,
    START IN
                      => readbyte_seq_start,
    NUM_BYTES_IN
                      => i2c_num_bytes,
                      => readbyte_byte,
    BYTE OUT
    SEQUENCE_DONE_OUT => readbyte_done,
    SDA_OUT
                      => sda_readbyte,
    SCL OUT
                      => scl_readbyte,
                      => sda
    SDA IN
    );
 -- Sync I2C Lines
sda_i <= SDA_INOUT;</pre>
scl_i <= SCL_INOUT;</pre>
PROC_I2C_LINES_SYNC: process(CLK_IN)
begin
  if (rising edge (CLK IN)) then
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 118/253
    if( RESET_IN = '1' ) then
      sda x <= '1';
      sda <= '1';
      scl_x <= '1';
      scl <= '1';
    else
      sda x <= sda i;
      sda <= sda x;
      scl_x <= scl_i;</pre>
      scl <= scl x;
    end if;
  end if;
end process PROC I2C LINES SYNC;
PROC I2C MASTER_TRANSFER: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      i2c_busy
                           <= '1';
      startstop select
                            <= '0';
      startstop_seq_start <= '0';
      sendbyte_seq_start <= '0';
      readbyte seg start <= '0';
      sendbyte_byte
                           <= (others => '0');
                           <= (others => '0');
      i2c data
      i2c bytes
                           <= (others => '0');
                           <= '0';
      read_seq_ctr
      STATE
                            <= S RESET;
    else
      i2c busy
                            <= i2c busy x;
                            <= startstop_select_x;
      startstop_select
      startstop seg start <= startstop seg start x;
      sendbyte seg start <= sendbyte seg start x;
      readbyte seg start
                           <= readbyte seg start x;
      sendbyte byte
                            <= sendbyte byte x;
      i2c data
                            <= i2c data x;
      i2c bytes
                            <= i2c bytes x;
      read seg ctr
                            <= read seg ctr x;
      STATE
                            <= NEXT STATE;
    end if;
  end if;
end process PROC I2C MASTER TRANSFER;
PROC_I2C_MASTER: process(STATE,
                         i2c_start,
                         startstop_done,
                         read_seq_ctr,
                         sendbyte_done,
                         sendbyte_ack,
                         readbyte done,
                         startstop_done
begin
  -- Defaults
  sda master
                           <= '1';
  scl_master
                           <= '1';
                           <= '1';
  i2c_busy_x
                           <= '0';
  startstop select x
```

| Aug 17, 14 0:32 | stdin | Page 119/253 |
|--|--|--------------|
| sendbyte_seq_start_x | <pre><= '0'; <= '0'; <= (others => '0'); <= '0'; <= i2c_data; <= i2c_bytes; <= read_seq_ctr;</pre> | |
| case STATE is | | |
| when S_RESET => i2c_data_x i2c_bytes_x NEXT_STATE | <pre><= (others => '0'); <= (others => '0'); <= S_IDLE;</pre> | |
| when S_IDLE => if (i2c_start = '1') i2c_data_x | <= x"8000_0000"; Set Ru other | |
| NEXT_STATE else i2c_busy_x i2c_data_x | <= S_START; <= '0'; <= i2c_data and x"7fff_fff | |
| read_seq_ctr_x NEXT_STATE end if; | <= '0'; <= S_IDLE; | bit; |
| I2C START Sequence when S_START => startstop_select_x startstop_seq_start_x NEXT_STATE | <= '1'; | |
| when S_START_WAIT => if (startstop_done = NEXT_STATE else | <= S_START_WAIT; | |
| sda_master scl_master NEXT_STATE end if; | <= '0'; <= '0'; <= S_SEND_CHIP_ID; | |
| I2C SEND ChipId Se when S_SEND_CHIP_ID => scl_master sendbyte_byte_x(7 dow if (read_seq_ctr = '0 sendbyte_byte_x(0) else | <= '0'; mto 1) <= i2c_chipid;)') then | |
| sendbyte_byte_x(0) end if; sendbyte_seq_start_x NEXT_STATE | | |
| when S_SEND_CHIP_ID_WAI if (sendbyte_done = ' NEXT_STATE else | T => | |
| scl_master if (sendbyte_ack = i2c_data_x | <pre><= '0'; '0') then <= i2c_data or x"0100_0000</pre> |)"; |

```
stdin
Aug 17, 14 0:32
                                                                  Page 120/253
          NEXT_STATE
                               <= S_STOP;
        else
          if (read seg ctr = '0') then
            read seg ctr x
                              <= '1';
            NEXT_STATE
                              <= S_SEND_REGISTER;
          else
            NEXT STATE
                              <= S GET DATA;
          end if;
        end if;
       end if;
      -- I2C SEND RegisterId
    when S_SEND_REGISTER =>
      scl master
                              <= '0';
      sendbyte_byte_x
                              <= i2c registerid;
      sendbyte_seq_start_x
                              <= '1';
      NEXT_STATE
                              <= S_SEND_REGISTER_WAIT;
    when S_SEND_REGISTER_WAIT =>
      if (sendbyte_done = '0') then
        NEXT_STATE
                              <= S_SEND_REGISTER_WAIT;
      else
        scl_master
                              <= '0';
        if (sendbyte_ack = '0') then
          i2c_data_x
                              <= i2c_data or x"0200_0000";
          NEXT_STATE
                              <= S_STOP;
        else
          if (i2c_rw_bit = '0') then
            NEXT_STATE
                              <= S_SEND_DATA;
            NEXT STATE
                              <= S START;
          end if;
        end if;
      end if;
      -- I2C SEND DataWord
     when S_SEND_DATA =>
                              <= '0';
      scl master
      sendbyte_byte_x
                              <= i2c_register_data;
      sendbyte_seq_start_x
                              <= '1';
      NEXT_STATE
                              <= S_SEND_DATA_WAIT;
    when S_SEND_DATA_WAIT =>
      if (sendbyte_done = '0') then
        NEXT_STATE
                              <= S_SEND_DATA_WAIT;
      else
                              <= '0';
        scl_master
        if (sendbyte_ack = '0') then
          i2c_data_x
                              <= i2c_data or x"0400_0000";
        end i\bar{f};
        NEXT_STATE
                              <= S_STOP;
      end if;
      -- I2C GET DataWord
    when S_GET_DATA =>
                              <= '0';
      scl_master
                              <= '1';
      readbyte_seq_start_x
      NEXT_STATE
                              <= S_GET_DATA_WAIT;
    when S_GET_DATA_WAIT =>
      if (readbyte_done = '0') then
        NEXT_STATE
                              <= S GET DATA WAIT;
```

```
stdin
Aug 17, 14 0:32
                                                                Page 121/253
      else
                                     <= '0';
        scl master
        i2c data x(7 downto 0) <= readbyte byte(7 downto 0);
        i2c bytes x
                             <= readbyte byte;
        NEXT_STATE
                             <= S_STOP;
      end if;
      -- I2C STOP Sequence
    when S STOP =>
                             <= '0';
      sda master
                             <= '0';
      scl master
                             <= '0';
      startstop select x
      startstop seg start x <= '1';
      NEXT STATE
                             <= S STOP WAIT;
    when S STOP WAIT =>
      if (startstop_done = '0') then
        NEXT STATE
                     <= S STOP WAIT;
      else
        i2c_data_x
                           <= i2c_data or x"4000_0000"; -- Set DONE Bit
        NEXT STATE
                             <= S IDLE;
      end if;
  end case;
end process PROC I2C MASTER;
PROC_I2C_DATA_MULTIPLEXER: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
                               <= (others => '0');
      i2c data internal o
      i2c_data_internal_bytes_o <= (others => '0');
                            <= (others => '0');
      i2c_data_slave
      command busy o
                               <= '0';
    else
      if (internal command = '0' and internal command d = '0') then
        i2c data slave
                              <= i2c data;
        i2c data internal o
                             <= i2c data;
        i2c data internal bytes o <= i2c bytes;
      end if;
    end if;
    command busy o
                                 <= i2c busy;
  end if;
end process PROC I2C DATA MULTIPLEXER;
-- TRBNet Slave Bus
     Write bit definition
     ===============
___
     D[31] I2C_GO
                             0 => don't do anything on I2C,
___
                             1 => start I2C access
           I2C ACTION
                             0 => write byte, 1 => read byte
     D[30]
     D[29:27] RESERVED
                             set all to '0'
     D[26:24] I2C_NUM_BYTES number of bytes to be read 1..4
     D[23:16] I2C ADDRESS
                             address of I2C chip
     D[15:8] I2C_REG_ADDRESS command byte for access
___
     D[7:0] I2C_DATA
                             data to be written
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 122/253
     Read bit definition
     _____
     D[31]
              RUNNING
                              whatever
     D[30]
              I2C DONE
                              whatever
     D[29]
              ERROR RADDACK
                             no acknowledge for repeated address byte
                              generation of repeated START condition failed
     D[28]
              ERROR RSTART
     D[27]
              ERROR DATACK
                              no acknowledge for data byte
     D[26]
              ERROR CMDACK
                              no acknowledge for command byte
              ERROR ADDACK
                              no acknowledge for address byte
     D[25]
              ERROR START
                              generation of START condition failed
     D[24]
     D[23:21] reserved
                              reserved
     D[20:16] debug
                              subject to change, don't use
     D[15:8] reserved
                             reserved
     D[7:0] I2C DATA
                             result of I2C read operation
PROC SLAVE BUS: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      slv data out o <= (others => '0');
      slv_no_more_data_o <= '0';</pre>
      slv_unknown_addr_o <= '0';
      slv ack o <= '0';
      i2c_start
                         <= '0';
      internal command <= '0';
      internal command d <= '0';
      i2c_chipid
                             <= (others => '0');
      i2c_rw_bit
                             <= '0';
                             <= "001";
      i2c_num_bytes
      i2c_registerid
                           <= (others => '0');
      i2c_register_data
                            <= (others => '0');
      i2c_register_value_read <= (others => '0');
    else
      slv unknown addr o
                             <= '0';
      slv_no_more_data_o
                             <= '0';
      slv data out o
                             <= (others => '0');
      i2c start
                             <= '0';
      internal command d
                             <= internal command;
      if (i2c_busy = '0' and internal_command_d = '1') then
        internal command
                             <= '0';
                             <= '0';
        slv ack o
      elsif (i2c_busy = '0' and INTERNAL_COMMAND_IN(31) = '1') then
        -- Internal Interface Command
        i2c rw bit
                             <= INTERNAL_COMMAND_IN(30);</pre>
        i2c_num_bytes
                             <= unsigned(INTERNAL_COMMAND_IN(26 downto 24));</pre>
        i2c chipid
                             <= INTERNAL COMMAND IN(22 downto 16);
        i2c_registerid
                             <= INTERNAL_COMMAND_IN(15 downto 8);</pre>
                            <= INTERNAL COMMAND IN(7 downto 0);
        i2c_register_data
                             <= '1';
        i2c start
                             <= '1';
        internal_command
                             <= '0';
        slv_ack_o
      elsif (SLV_WRITE_IN = '1') then
        case SLV_ADDR_IN is
          when x"0000" =>
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 123/253
            if (internal_command = '0' and
                I2C LOCK IN
                              = '0' and
                                 = '0' and
                i2c busy
                SLV DATA IN(31) = '1') then
                                 <= SLV_DATA_IN(30);
              i2c_rw_bit
              if (SLV DATA IN(29 downto 24) = "111111") then
                i2c num bytes <= "001";
              else
                i2c num bytes
                               <= unsigned(SLV DATA IN(26 downto 24));</pre>
              end if;
              i2c chipid
                                <= SLV_DATA_IN(22 downto 16);
              i2c_registerid <= SLV_DATA_IN(15 downto 8);
              i2c register data <= SLV DATA IN(7 downto 0);
                          <= '1';
              i2c start
                                <= '1';
              slv ack o
            else
              slv_no_more_data_o <= '1';</pre>
              slv ack o
                         <= '0';
            end if;
          when others =>
            slv unknown addr o <= '1';
            slv_ack_o
                                 <= '0';
        end case;
      elsif (SLV_READ_IN = '1') then
        case SLV ADDR IN is
          when x'''0000''' =>
            if (internal_command = '0' and
                I2C\_LOCK\_IN = '0' and
                               = '0') then
                i2c busy
              slv_data_out_o
                             <= i2c_data_slave;
                                <= '1';
              slv_ack_o
            else
              slv_data_out_o <= (others => '0');
              slv no more data o <= '1';
              slv ack o
                                <= '0';
            end if;
          when x"0001" =>
            slv data out o
                             <= i2c bytes;
            slv_ack_o
                                <= '1';
          when others =>
            slv_unknown_addr_o <= '1';</pre>
                                 <= '0';
            slv ack o
        end case;
      else
        slv_ack_o
                            <= '0';
      end if;
    end if;
  end if;
end process PROC SLAVE BUS;
-- Output Signals
-- I2C Outputs
```

```
stdin
 Aug 17, 14 0:32
                                                                   Page 124/253
  sda_o
                       <= (sda_master
                                        and
                          sda_startstop and
                          sda sendbyte and
                          sda readbyte
 SDA INOUT
                       <= '0' when (sda o = '0') else 'Z';
  scl o
                       <= (scl master
                          scl startstop and
                          scl sendbyte and
                          scl_readbyte
                       <= '0' when (scl o = '0') else 'Z';
  SCL INOUT
  COMMAND BUSY OUT
                       <= command busy o;
                       <= i2c data internal o;
  I2C DATA OUT
  I2C DATA BYTES OUT
                      <= i2c_data_internal_bytes_o;
  -- Slave Bus
 SLV DATA OUT
                      <= slv_data_out_o;
 SLV_NO_MORE_DATA_OUT <= slv_no_more_data_o;</pre>
 SLV UNKNOWN ADDR OUT <= slv unknown addr o;
 SLV ACK OUT
                      <= slv ack o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter components.all;
entity nx i2c readbyte is
 generic (
    I2C SPEED : unsigned(11 downto 0) := x"3e8"
 port(
    CLK IN
                        : in std_logic;
    RESET IN
                        : in std logic;
                        : in std logic;
    START IN
    NUM BYTES IN
                        : in unsigned(2 downto 0);
    BYTE OUT
                        : out std logic vector(31 downto 0);
    SEQUENCE_DONE_OUT : out std_logic;
    -- I2C connections
    SDA_OUT
                        : out std_logic;
                        : out std logic;
    SCL_OUT
                        : in std_logic
    SDA_IN
   );
end entity;
architecture Behavioral of nx_i2c_readbyte is
  -- Send Byte
 signal sda_o
                           : std_logic;
 signal scl_o
                           : std_logic;
 signal i2c start
                           : std logic;
  signal sequence_done_o
                          : std_logic;
 signal i2c data
                           : unsigned(31 downto 0);
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 125/253
 signal bit_ctr
                            : unsigned(3 downto 0);
 signal i2c_ack_o
                            : std_logic;
                            : unsigned(2 downto 0);
 signal byte ctr
                          : std logic;
 signal wait timer start
 signal wait_timer_init
                           : unsigned(11 downto 0);
 signal sequence done o x : std logic;
                     : unsigned(31 downto 0);
 signal i2c data x
 signal bit ctr x
                           : unsigned(3 downto 0);
                      : std_logic;
: unsigned(2 downto 0);
 signal i2c ack o x
 signal byte ctr x
 signal wait timer start x : std logic;
 signal wait_timer_init_x : unsigned(11 downto 0);
 type STATES is (S IDLE,
                 S INIT,
                 S INIT WAIT,
                 S READ BYTE,
                 S_UNSET_SCL1,
                 S_SET_SCL1,
                 S GET BIT,
                 S_SET_SCL2,
                 S_UNSET_SCL2,
                 S NEXT BIT,
                 S ACK SET,
                 S ACK SET SCL,
                 S_ACK_UNSET_SCL,
                 S NACK SET,
                 S_NACK_SET_SCL,
                 S_NACK_UNSET_SCL
 signal STATE, NEXT_STATE : STATES;
 -- Wait Timer
 signal wait timer done
                           : std logic;
begin
 -- Timer
 timer 1: timer
   generic map(
     CTR WIDTH => 12
   port map (
                    => CLK_IN,
     CLK_IN
     RESET IN
                    => RESET IN,
     TIMER_START_IN => wait_timer_start,
     TIMER_END_IN => wait_timer_init,
     TIMER_DONE_OUT => wait_timer_done
     );
 PROC_READ_BYTE_TRANSFER: process(CLK_IN)
 begin
   if ( rising_edge(CLK_IN) ) then
     if( RESET IN = '1' ) then
       sequence_done_o <= '0';</pre>
                     <= (others => '0');
       i2c_data
       bit ctr
                        <= (others => '0');
```

```
stdin
Aug 17, 14 0:32
                                                                     Page 126/253
       i2c_ack_o
                        <= '0';
                        <= (others => '0');
       byte_ctr
       wait_timer_start <= '0';</pre>
       wait timer init <= (others => '0');
                        <= S_IDLE;
       STATE
     else
       sequence done o <= sequence done o x;
       i2c data
                        <= i2c data x;
       bit ctr
                        <= bit ctr x;
       i2c ack o
                        \leq i2c ack o x;
                        <= byte ctr x;
       bvte ctr
       wait timer start <= wait timer start x;</pre>
       wait timer init <= wait timer init x;</pre>
       STATE
                        <= NEXT STATE;
     end if;
  end if;
end process PROC READ BYTE TRANSFER;
PROC READ BYTE: process(STATE,
                         START_IN,
                         wait_timer_done,
                         bit ctr
                          )
begin
                      <= '1';
  sda o
                      <= '1';
  scl_o
  sequence_done_o_x <= '0';</pre>
  i2c_data_x
                      <= i2c data;
  bit_ctr_x
                      <= bit_ctr;
  i2c_ack_o_x
                      <= i2c_ack_o;
                      <= byte_ctr;
  byte ctr x
  wait_timer_init_x <= wait_timer_init;</pre>
  wait_timer_start_x <= '0';</pre>
  case STATE is
     when S IDLE =>
       if (START IN = '1') then
         sda o
                            <= '0';
         scl o
                            <= '0';
         i2c data x
                            <= (others => '0');
                            \leq (others => '0');
         byte_ctr_x
         NEXT_STATE
                            <= S_INIT;
       else
         NEXT STATE
                            <= S IDLE;
       end if;
       -- INIT
     when S_INIT =>
                            <= '0';
       sda o
                            <= '0';
       scl_o
       wait_timer_start_x <= '1';</pre>
       wait_timer_init_x
                            <= I2C_SPEED srl 1;
      NEXT STATE
                            <= S INIT WAIT;
     when S_INIT_WAIT =>
                            <= '0';
       sda_o
                             <= '0';
       scl_o
       if (wait_timer_done = '0') then
         NEXT STATE
                             <= S INIT WAIT;
       else
        NEXT_STATE
                             <= S_READ_BYTE;
       end if;
```

```
stdin
Aug 17, 14 0:32
                                                                     Page 127/253
       -- I2C Read byte
     when S READ BYTE =>
                             <= '0';
       scl o
                             <= x"7";
       bit_ctr_x
                            <= byte ctr + 1;
       byte ctr x
       wait timer start x <= '1';</pre>
       wait_timer_init_x <= I2C_SPEED srl 2;</pre>
       NEXT STATE
                            <= S UNSET SCL1;
     when S UNSET SCL1 =>
       scl o <= '0';
       if (wait timer done = '0') then
        NEXT STATE
                           <= S UNSET SCL1;
       else
         wait timer start x <= '1';</pre>
         wait_timer_init_x <= I2C_SPEED srl 2;</pre>
                          <= S SET SCL1;
        NEXT STATE
       end if;
     when S_SET_SCL1 =>
       if (wait timer done = '0') then
        NEXT STATE
                          <= S SET SCL1;
       else
         wait timer start x <= '1';</pre>
         wait_timer_init_x <= I2C_SPEED srl 2;</pre>
        NEXT STATE
                          <= S GET BIT;
       end if;
     when S GET BIT =>
       i2c data x(0)
                                <= SDA IN;
       i2c_data_x(31 downto 1) <= i2c_data(30 downto 0);</pre>
       NEXT_STATE
                                <= S_SET_SCL2;
     when S_SET_SCL2 =>
       if (wait timer done = '0') then
         NEXT STATE <= S SET SCL2;
         wait timer start x <= '1';</pre>
         wait timer init x <= I2C SPEED srl 2;
                           <= S UNSET SCL2;
         NEXT STATE
       end if;
     when S UNSET SCL2 =>
       scl o
                             <= '0';
       if (wait_timer_done = '0') then
        NEXT_STATE
                            <= S UNSET SCL2;
       else
         NEXT STATE
                            <= S NEXT BIT;
       end if;
     when S_NEXT_BIT =>
                             <= '0';
       scl o
       if (bit_ctr > 0) then
         bit ctr x
                         <= bit ctr - 1;
         wait_timer_start_x <= '1';</pre>
         wait_timer_init_x <= I2C_SPEED srl 2;</pre>
         NEXT_STATE
                           <= S_UNSET_SCL1;
       else
         if (byte_ctr < NUM_BYTES_IN) then
           wait_timer_start_x <= '1';</pre>
           wait_timer_init_x <= I2C_SPEED srl 2;</pre>
```

```
stdin
Aug 17, 14 0:32
                                                                      Page 128/253
           NEXT_STATE
                               <= S_ACK_SET;
         else
           wait_timer_start_x <= '1';</pre>
           wait timer init x <= I2C SPEED srl 2;</pre>
           NEXT_STATE
                             <= S_NACK_SET;
         end if;
       end if;
       -- I2C Send ACK (ACK) Sequence to tell client to read next byte
     when S_ACK_SET =>
                             <= '0';
       sda o
       scl o
                             <= '0';
       if (wait_timer_done = '0') then
         NEXT STATE
                            <= S ACK SET;
       else
         wait timer start x <= '1';</pre>
         wait_timer_init_x <= I2C_SPEED srl 1;</pre>
         NEXT STATE
                          <= S ACK SET SCL;
       end if;
     when S_ACK_SET_SCL =>
                             <= '0';
       sda o
       if (wait_timer_done = '0') then
         NEXT_STATE
                         <= S_ACK_SET_SCL;
       else
         wait_timer_start_x <= '1';</pre>
         wait_timer_init_x <= I2C_SPEED srl 2;</pre>
         NEXT STATE
                            <= S ACK UNSET SCL;
       end if;
     when S ACK UNSET SCL =>
                             <= '0';
       sda o
                             <= '0';
       scl_o
       if (wait timer done = '0') then
        NEXT_STATE
                            <= S_ACK_UNSET_SCL;
         NEXT STATE
                             <= S READ BYTE;
       end if;
       -- I2C Send NOT ACK (NACK) Sequence to tell client to release the bus
     when S NACK SET =>
                             <= '0';
       scl o
       if (wait_timer_done = '0') then
         NEXT STATE
                            <= S NACK SET;
       else
         wait_timer_start_x <= '1';</pre>
         wait_timer_init_x <= I2C_SPEED srl 1;</pre>
         NEXT STATE
                            <= S_NACK_SET_SCL;
       end if;
     when S_NACK_SET_SCL =>
       if (wait_timer_done = '0') then
         NEXT STATE
                            <= S NACK SET SCL;
       else
         wait_timer_start_x <= '1';</pre>
         wait_timer_init_x <= I2C_SPEED srl 2;</pre>
                            <= S_NACK_UNSET_SCL;</pre>
         NEXT_STATE
       end if;
     when S_NACK_UNSET_SCL =>
                             <= '0';
       scl_o
       if (wait_timer_done = '0') then
```

```
stdin
 Aug 17, 14 0:32
                                                                 Page 129/253
         NEXT_STATE
                           <= S_NACK_UNSET_SCL;
       else
         sequence done o x <= '1';
         NEXT STATE
                     <= S IDLE;
       end if;
   end case;
 end process PROC READ BYTE;
 -- Output Signals
 SEQUENCE DONE OUT <= sequence done o;
 BYTE OUT
            <= i2c data;
 -- I2c Outputs
 SDA OUT <= sda o;
 SCL OUT <= scl o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.nxyter_components.all;
entity nx_i2c_sendbyte is
 generic (
   I2C_SPEED : unsigned(11 downto 0) := x"3e8"
   );
 port(
   CLK IN
                       : in std logic;
   RESET IN
                       : in std logic;
   START IN
                       : in std logic;
   BYTE IN
                       : in std_logic_vector(7 downto 0);
   SEQUENCE DONE OUT
                       : out std logic;
   -- I2C connections
   SDA OUT
                       : out std logic;
   SCL OUT
                       : out std logic;
   SDA IN
                     : in std_logic;
                     : in std_logic;
   SCL_IN
   ACK OUT
                       : out std logic
   );
end entity;
architecture Behavioral of nx_i2c_sendbyte is
 -- Send Byte
 signal scl_o
signal i2c_start
                          : std_logic;
                         : std logic;
                         : std logic;
 signal sequence_done_o : std_logic;
 signal i2c_byte
                          : unsigned(7 downto 0);
 signal bit_ctr : unsigned(3 downto 0);
signal i2c_ack_o : std_logic;
 signal wait_timer_start : std_logic;
```

```
stdin
 Aug 17, 14 0:32
                                                                   Page 130/253
 signal wait_timer_init
                           : unsigned(11 downto 0);
                           : unsigned(19 downto 0);
 signal stretch_timeout
  signal sequence done o x : std logic;
 signal i2c_byte_x : unsigned(7 downto 0);
 signal bit ctr x
                          : unsigned(3 downto 0);
                     : std_logic;
 signal i2c ack o x
 signal wait_timer_start_x : std_logic;
 signal wait_timer_init_x : unsigned(11 downto 0);
 signal stretch timeout x : unsigned(19 downto 0);
  type STATES is (S IDLE,
                 S INIT,
                 S INIT WAIT,
                 S SEND BYTE,
                 S SET SDA.
                 S SET SCL,
                 S UNSET SCL,
                 S_NEXT_BIT,
                 S ACK UNSET SCL,
                 S_ACK_SET_SCL,
                 S_STRETCH_CHECK_SCL,
                 S STRETCH WAIT SCL,
                 S_STRETCH_PAUSE,
                 S ACK STORE,
                 S_ACK_UNSET_SCL2
                 );
 signal STATE, NEXT_STATE : STATES;
 -- Wait Timer
 signal wait_timer_done : std_logic;
begin
 -- Timer
 timer 1: timer
   generic map (
     CTR WIDTH => 12
   port map (
     CLK IN
                   => CLK IN.
     RESET IN
                => RESET IN,
     TIMER_START_IN => wait_timer_start,
     TIMER_END_IN => wait_timer_init,
     TIMER DONE OUT => wait timer done
     );
 PROC_SEND_BYTE_TRANSFER: process(CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
       sequence_done_o <= '0';</pre>
       bit_ctr <= (others => '0');
i2c_ack_o <= '0';
       wait_timer_start <= '0';</pre>
       wait timer init <= (others => '0');
       stretch_timeout <= (others => '0');
                   <= S_IDLE;
       STATE
      else
```

| Aug 17, 14 0:32 | stdin | Page 131/253 |
|--|---|--------------|
| i2c_byte <= bit_ctr <= i2c_ack_o wait_timer_start <= wait_timer_init <= stretch_timeout <= | <pre>= i2c_ack_o_x; = wait_timer_start_x; = wait_timer_init_x; = stretch_timeout_x; = NEXT_STATE;</pre> | |
| w k | START_IN, wait_timer_done, uit_ctr | |
| begin sda_o <= ' scl_o <= ' sequence_done_o_x <= ' i2c_byte_x <= i bit_ctr_x <= k i2c_ack_o_x <= i wait_timer_start_x <= ' wait_timer_init_x <= w stretch_timeout_x <= s | 1'; 1'; 0'; 2c_byte; it_ctr; 2c_ack_o; 0'; vait_timer_init; | |
| <pre>case STATE is when S_IDLE => if (START_IN = '1') sda_o scl_o i2c_byte_x NEXT_STATE else NEXT_STATE end if;</pre> | then <= '0'; <= '0'; <= BYTE_IN; <= S_INIT; <= S_IDLE; | |
| INIT when S_INIT => sda_o scl_o wait_timer_start_x wait_timer_init_x NEXT_STATE | <= '0'; <= '0'; <= '1'; <= I2C_SPEED srl 1; <= S_INIT_WAIT; | |
| when S_INIT_WAIT => sda_o scl_o if (wait_timer_done NEXT_STATE else NEXT_STATE end if; | <pre><= '0'; <= '0'; e = '0') then <= S_INIT_WAIT; <= S_SEND_BYTE;</pre> | |
| I2C Send byte when S_SEND_BYTE => sda_o scl_o bit_ctr_x wait_timer_start_x | <= '0'; <= '0'; <= x"7"; <= '1'; | |

```
stdin
Aug 17, 14 0:32
                                                                   Page 132/253
      wait_timer_init_x
                              <= I2C_SPEED srl 2;
      NEXT_STATE
                              <= S_SET_SDA;
    when S_SET_SDA =>
                              <= i2c_byte(7);
      sda_o
                              <= '0';
      scl o
      if (wait_timer_done = '0') then
        NEXT STATE
                              <= S_SET_SDA;
      else
        wait_timer_start_x <= '1';</pre>
        wait_timer_init_x
                              <= I2C_SPEED srl 1;
        NEXT STATE
                              <= S SET SCL;
      end if;
     when S_SET_SCL =>
                              <= i2c_byte(7);
      sda o
      if (wait_timer_done = '0') then
                              <= S SET SCL;
        NEXT STATE
      else
        wait_timer_start_x <= '1';</pre>
        wait_timer_init_x
                              <= I2C_SPEED srl 2;
        NEXT STATE
                              <= S UNSET SCL;
      end if;
    when S_UNSET_SCL =>
                              <= i2c_byte(7);
      sda_o
                              <= '0';
      scl_o
      if (wait_timer_done = '0') then
        NEXT_STATE
                              <= S_UNSET_SCL;
        NEXT STATE
                              <= S NEXT BIT;
      end if;
    when S NEXT BIT =>
                              <= i2c_byte(7);
      sda_o
      scl o
                              <= '0';
      if (bit_ctr > 0) then
        bit ctr x
                              <= bit ctr - 1;
        i2c_byte_x
                              <= i2c_byte sll 1;
        wait_timer_start_x
                              <= '1';
        wait_timer_init_x
                              <= I2C_SPEED srl 2;
        NEXT_STATE
                              <= S_SET_SDA;
      else
        wait_timer_start_x
                             <= '1';
        wait_timer_init_x
                              <= I2C_SPEED srl 2;
        NEXT_STATE
                              <= S_ACK_UNSET_SCL;
      end if;
      -- Get Slave ACK bit
     when S_ACK_UNSET_SCL =>
      scl_o
                              <= '0';
      if (wait_timer_done = '0') then
        NEXT_STATE
                              <= S_ACK_UNSET_SCL;
      else
        wait_timer_start_x <= '1';</pre>
        wait_timer_init_x
                              <= I2C_SPEED srl 2;
        NEXT_STATE
                              <= S_ACK_SET_SCL;
      end if;
    when S_ACK_SET_SCL =>
      if (wait_timer_done = '0') then
        NEXT_STATE
                              <= S_ACK_SET_SCL;
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 133/253
      else
        NEXT STATE
                              <= S_STRETCH_CHECK_SCL;
      end if;
      -- Check for Clock Stretching
     when S STRETCH CHECK SCL =>
      if (SCL IN = '1') then
        wait_timer_start_x <= '1';
wait_timer_init_x <= I2C_SPEED srl 2;</pre>
        NEXT STATE
                           <= S ACK STORE;
       else
         stretch_timeout_x <= (others => '0');
        NEXT STATE <= S STRETCH WAIT SCL;
      end if;
      when S STRETCH WAIT SCL =>
      if (SCL IN = '0') then
        if (stretch timeout < x"30d40") then
           stretch timeout x <= stretch timeout + 1;</pre>
          NEXT STATE
                           <= S_STRETCH_WAIT_SCL;
         else
          i2c_ack_o_x <= '0';
          wait_timer_start_x <= '1';</pre>
          wait_timer_init_x <= I2C_SPEED srl 2;</pre>
          NEXT_STATE <= S_ACK_UNSET_SCL;</pre>
         end if;
       else
        wait_timer_start_x <= '1';</pre>
        wait_timer_init_x <= I2C_SPEED srl 2;</pre>
        NEXT STATE <= S_STRETCH_PAUSE;
      end if;
       when S_STRETCH_PAUSE =>
       if (wait timer done = '0') then
        NEXT_STATE <= S_STRETCH_PAUSE;
         wait_timer_start_x <= '1';</pre>
         wait timer init x <= I2C SPEED srl 2;</pre>
        NEXT_STATE <= S_ACK_STORE;
      end if;
       -- Read ACK Bit
     when S_ACK_STORE =>
      if (wait timer done = '0') then
        NEXT_STATE
                             <= S_ACK_STORE;
      else
        i2c_ack_o_x
                         <= not SDA IN;
        wait_timer_start_x <= '1';</pre>
        wait_timer_init_x <= I2C_SPEED srl 2;</pre>
        NEXT_STATE
                           <= S_ACK_UNSET_SCL2;
      end if;
     when S_ACK_UNSET_SCL2 =>
                             <= '0';
      scl_o
      if (wait_timer_done = '0') then
        NEXT_STATE <= S_ACK_UNSET_SCL2;</pre>
      else
         sequence_done_o_x <= '1';</pre>
        NEXT STATE
                             <= S IDLE;
      end if;
  end case;
```

```
stdin
                                                                  Page 134/253
 Aug 17, 14 0:32
  end process PROC_SEND_BYTE;
  -- Output Signals
 SEQUENCE DONE OUT <= sequence done o;
 ACK OUT <= i2c ack o;
 -- I2c Outputs
 SDA OUT <= sda o;
 SCL OUT <= scl o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity nx i2c startstop is
 generic (
   I2C_SPEED : unsigned(11 downto 0) := x"3e8"
   );
 port(
   CLK IN
                     : in std_logic;
                      : in std logic;
   RESET IN
   START_IN : in std_logic; -- Start Sequence
SELECT IN : in std logic; -- '1' -> Start, '0'-> Stop
   SEOUENCE DONE OUT : out std logic;
   -- I2C connections
   SDA_OUT : out std_logic;
   SCL OUT
                     : out std logic;
   NREADY OUT : out std logic
   );
end entity;
architecture Behavioral of nx_i2c_startstop is
 -- I2C Bus
 signal sda o
                          : std logic;
 signal scl_o
                          : std logic;
 signal sequence_done_o : std_logic;
 signal wait_timer_start : std_logic;
 signal wait_timer_start_x : std_logic;
 signal sequence_done_o_x : std_logic;
 type STATES is (S_IDLE,
                 S START,
                 S_WAIT_START_1,
                 S WAIT START 2.
                 S_WAIT_START_3,
                 S_STOP,
                 S WAIT STOP 1,
                 S_WAIT_STOP_2,
                 S_WAIT_STOP_3
                 );
```

```
stdin
 Aug 17, 14 0:32
                                                                      Page 135/253
 signal STATE, NEXT_STATE : STATES;
 -- I2C Timer
 signal wait timer done
                           : std logic;
begin
 -- Timer
 timer static 1: timer static
   generic map (
      CTR WIDTH => 12,
      CTR END => to integer(I2C SPEED srl 1)
   port map (
      CLK IN
                     => CLK_IN,
      RESET IN
                    => RESET IN,
      TIMER_START_IN => wait_timer_start,
      TIMER DONE OUT => wait timer done
 PROC_START_STOP_TRANSFER: process(CLK_IN)
 begin
   if ( rising_edge(CLK_IN) ) then
      if( RESET_IN = '1' ) then
        wait timer start <= '0';
        sequence_done_o <= '0';</pre>
        STATE <= S IDLE;
        wait_timer_start <= wait_timer_start_x;</pre>
        sequence_done_o <= sequence_done_o_x;</pre>
        STATE
                         <= NEXT STATE;
      end if;
   end if;
 end process PROC START STOP TRANSFER;
 PROC_START_STOP: process(STATE,
                            START IN,
                            SELECT IN,
                            wait_timer_done
 begin
                       <= '1';
   sda_o
   scl o
                       <= '1';
   sequence_done_o_x <= '0';
   wait_timer_start_x <= '0';</pre>
   case STATE is
      when S_IDLE =>
        if (START_IN = '1') then
          if (SELECT_IN = '1') then
            NEXT_STATE <= S_START;</pre>
          else
                       <= '0';
            sda o
                      <= '0';
            scl_o
            NEXT_STATE <= S_STOP;</pre>
          end if;
        else
          NEXT_STATE <= S_IDLE;</pre>
        end if;
        -- I2C START Sequence
      when S START =>
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 136/253
       wait_timer_start_x <= '1';</pre>
      NEXT_STATE
                            <= S_WAIT_START_1;
     when S WAIT START 1 =>
       if (wait_timer_done = '0') then
        NEXT STATE
                           <= S WAIT START 1;
        wait_timer_start_x <= '1';</pre>
        NEXT STATE <= S WAIT START 2;
       end if;
     when S WAIT START 2 =>
                           <= '0';
       sda o
       if (wait_timer_done = '0') then
        NEXT_STATE <= S_WAIT_START_2;</pre>
        wait_timer_start_x <= '1';</pre>
        NEXT STATE <= S WAIT START 3;
       end if;
    when S_WAIT_START_3 =>
                            <= '0';
       sda o
      scl_o
                            <= '0';
       if (wait_timer_done = '0') then
        NEXT STATE <= S WAIT START 3;
        sequence_done_o_x <= '1';</pre>
        NEXT STATE
                           <= S IDLE;
       end if;
       -- I2C STOP Sequence
     when S_STOP =>
                            <= '0';
       sda_o
       scl o
                            <= '0';
       wait timer start x <= '1';</pre>
      NEXT STATE
                           <= S WAIT STOP 1;
     when S_WAIT_STOP_1 =>
                            <= '0';
       sda o
       scl o
                            <= '0';
       if (wait_timer_done = '0') then
        NEXT_STATE
                           <= S_WAIT_STOP_1;
       else
        wait_timer_start_x <= '1';</pre>
        NEXT STATE
                          <= S WAIT STOP 2;
       end if;
     when S_WAIT_STOP_2 =>
      sda_o
                            <= '0';
       if (wait_timer_done = '0') then
        NEXT_STATE
                         <= S_WAIT_STOP_2;
        wait_timer_start_x <= '1';</pre>
        NEXT_STATE <= S_WAIT_STOP_3;</pre>
       end if;
    when S_WAIT_STOP_3 =>
      if (wait_timer_done = '0') then
        NEXT STATE <= S WAIT STOP 3;
       else
         sequence_done_o_x <= '1';</pre>
        NEXT STATE <= S IDLE;
```

```
stdin
Aug 17, 14 0:32
                                                             Page 137/253
       end if;
   end case;
 end process PROC START STOP;
 -- Output Signals
 ______
 SEQUENCE DONE OUT <= sequence done o;
 SDA OUT <= sda o;
 SCL OUT
                 <= scl o;
 NREADY OUT
                 <= '0';
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.trb_net_std.all;
use work.trb_net_components.all;
use work.nxyter components.all;
entity nx_register_setup is
 port(
   CLK_IN
                      : in std_logic;
   RESET IN
                      : in std_logic;
   I2C ONLINE IN
                      : in std_logic;
   I2C_COMMAND_OUT : out std_logic_vector(31 downto 0);
   I2C COMMAND BUSY IN : in std logic;
                      : in std logic vector(31 downto 0);
   I2C DATA IN
   I2C DATA BYTES IN
                      : in std logic vector(31 downto 0);
   I2C LOCK OUT
                      : out std logic;
   I2C REG RESET IN
                      : in std logic;
   SPI COMMAND OUT
                      : out std logic vector(31 downto 0);
   SPI COMMAND BUSY IN : in std logic;
   SPI_DATA_IN
                      : in std_logic_vector(31 downto 0);
   SPI LOCK OUT
                      : out std logic;
   -- Internal Register Read
               : in std_logic;
   INT_READ_IN
                      : in std_logic_vector(15 downto 0);
   INT ADDR IN
   INT_DATA_OUT
                      : out std logic;
                      : out std_logic_vector(31 downto 0);
   NX_CLOCK_ON_OUT
                      : out std_logic;
   -- Slave bus
   SLV READ IN
                      : in std logic;
   SLV_WRITE_IN
                      : in std_logic;
                      : out std_logic_vector(31 downto 0);
   SLV DATA OUT
   SLV DATA IN
                      : in std_logic_vector(31 downto 0);
                      : in std_logic_vector(15 downto 0);
   SLV_ADDR_IN
   SLV ACK OUT
                      : out std_logic;
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV_UNKNOWN_ADDR_OUT : out std_logic;
   -- Debug Line
```

```
stdin
 Aug 17, 14 0:32
                                                                 Page 138/253
   DEBUG_OUT
                       : out std_logic_vector(15 downto 0)
   );
end entity;
architecture Behavioral of nx_register_setup is
 -- I2C Command Multiplexer
 signal i2c lock 0
                     : std logic;
 signal i2c lock 1
                       : std logic;
                     : std logic;
 signal i2c lock 2
 signal i2c_lock_3
                       : std logic;
                     : std_logic_vector(31 downto 0);
 signal i2c command
 -- Send I2C Command
 type I2C STATES is (I2C IDLE,
                     I2C WAIT BUSY HIGH,
                     I2C WAIT BUSY LOW
 signal I2C_STATE : I2C_STATES;
 signal i2c command o
                               : std logic vector(31 downto 0);
 signal i2c_command_busy_o
                               : std_logic;
 signal i2c_command_done
                              : std_logic;
 signal i2c_error
                              : std logic;
 signal i2c_data
                              : std_logic_vector(31 downto 0);
 signal i2c_data_bytes
                              : std logic vector(31 downto 0);
 -- I2C Register Ram
 type i2c_ram_t is array(0 to 45) of std_logic_vector(7 downto 0);
 signal i2c ram
                              : i2c ram t;
 type register_access_type_t is array(0 to 45) of std_logic_vector(1 downto 0);
 constant register access type : register access type t :=
   ("11", "11", "11", "11", "11", "11", "11", "11", "17", -- 0 -> 7
    "11", "11", "11", "11", "11", "11", "11", "11", "- 8 -> 15
    "11", "11", "11", "11", "11", "11", "11", "11", -- 16 -> 23
    "11", "11", "11", "11", "11", "11", "00", "00", -- 24 -> 31
    "11", "11", "10", "10", "10", "10", "11", "11", -- 32 -> 39
    "00", "00", "00", "11", "11", "11"
                                                    -- 40 -> 45
    );
 -- I2C RAM Handler
 signal ram index 0
                              : integer;
 signal ram_index_1
                              : integer;
 signal ram_data_0
                              : std_logic_vector(7 downto 0);
 signal ram_data_1
                              : std logic vector(7 downto 0);
 signal ram_write_0
                              : std_logic;
 signal ram_write_1
                              : std logic;
 signal do_write
                               : std logic;
 -- DAC Trim FIFO RAM Handler
 type dac_ram_t is array(0 to 128) of std_logic_vector(5 downto 0);
 signal dac_ram
                              : dac_ram_t;
 signal dac_ram_write_0
                              : std logic;
 signal dac_ram_write_1
                              : std_logic;
 signal dac_ram_index_0
                             : integer;
 signal dac_ram_index_1
                              : integer;
 signal dac ram data 0
                              : std logic vector(5 downto 0);
 signal dac_ram_data_1
                              : std_logic_vector(5 downto 0);
 signal do_dac_write
                               : std_logic;
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 139/253
-- ADC RAM Handler
type adc_ram_t is array(0 to 3) of std_logic_vector(12 downto 0);
signal adc ram
                                : adc ram t;
-- Token Handler
signal i2c read token
                                : std logic vector(45 downto 0);
signal i2c write token
                                : std logic vector(45 downto 0);
-- I2C Registers IO Handler
type T STATES is (T IDLE TOKEN,
                  T_WRITE_I2C_REGISTER,
                  T WAIT I2C WRITE DONE,
                  T_READ_I2C_REGISTER,
                   T WAIT I2C READ DONE,
                  T READ I2C STORE MEM,
                  T NEXT TOKEN
signal T STATE : T STATES;
signal nx i2c command
                                : std logic vector(31 downto 0);
signal token_ctr
                                : unsigned(5 downto 0);
signal next_token
                                : std_logic;
signal read token clear
                                : std logic vector(45 downto 0);
signal write_token_clear
                                : std_logic_vector(45 downto 0);
signal i2c lock 0 clear
                                : std logic;
-- DAC Token Handler
signal dac read token
                                : std_logic_vector(128 downto 0);
signal dac write token
                                : std logic vector(128 downto 0);
-- Read DAC I2C Registers
type DR STATES is (DR IDLE,
                   DR_REGISTER,
                   DR WRITE BACK,
                   DR NEXT REGISTER,
                   DR WAIT DONE
                   );
signal DR_STATE, DR_STATE_RETURN : DR_STATES;
signal dac read i2c command
                                : std logic vector(31 downto 0);
signal r fifo ctr
                                : unsigned(7 downto 0);
signal dac_read_token_clear
                                : std logic vector(128 downto 0);
signal next_token_dac_r
                                : std logic;
signal i2c lock 1 clear
                                : std logic;
-- Write DAC I2C Registers
type DW_STATES is (DW_IDLE,
                   DW_REGISTER,
                   DW_WRITE_BACK,
                   DW NEXT REGISTER,
                   DW_WAIT_DONE
                   );
signal DW_STATE, DW_STATE_RETURN : DW_STATES;
signal dac_write_i2c_command : std_logic_vector(31 downto 0);
signal w fifo ctr
                                : unsigned(7 downto 0);
signal dac_write_token_clear
                               : std_logic_vector(128 downto 0);
signal next_token_dac_w
                                : std_logic;
signal i2c lock 2 clear
                                : std logic;
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 140/253
 -- ADC Token Handler
signal adc read token
                                : std logic vector(3 downto 0);
-- Read ADC Registers
type ADC STATES is (ADC IDLE TOKEN,
                     ADC READ I2C REGISTER,
                     ADC WAIT I2C READ DONE,
                     ADC READ I2C STORE MEM,
                     ADC NEXT TOKEN
signal ADC STATE : ADC STATES;
signal adc i2c command
                                : std logic vector(31 downto 0);
signal adc token ctr
                                : unsigned(1 downto 0);
signal add read token clear
                                : std logic vector(3 downto 0);
signal next token adc
                                : std logic;
signal i2c lock 3 clear
                                : std logic;
-- I2C Online Check
type R STATES is (R TIMER RESTART,
                   R IDLE,
                  R_READ_DUMMY,
                   R WAIT DONE
                   );
signal R STATE : R STATES;
signal wait_timer_start
                                : std_logic;
signal wait timer done
                                : std logic;
-- I2C Status
signal i2c online t
                                : std logic vector(7 downto 0);
signal i2c update memory p
                                : std logic;
signal i2c update memory
                                : std logic;
signal i2c disable memory
                                : std logic;
signal i2c reg reset in s
                                : std logic;
signal i2c_reg_reset_clear
                                : std logic;
-- Internal Register Read
signal int data o
                                : std_logic_vector(31 downto 0);
signal int ack o
                                : std logic;
-- Status
signal nx clock on o
                                : std_logic;
-- TRBNet Slave Bus
signal slv data out o
                                : std logic vector(31 downto 0);
signal slv_no_more_data_o
                                : std logic;
signal slv_unknown_addr_o
                                : std_logic;
signal slv_ack_o
                                : std_logic;
signal i2c_read_token_r
                                : std_logic_vector(45 downto 0);
signal i2c write token r
                                : std logic vector(45 downto 0);
signal dac_read_token_r
                                : std_logic_vector(128 downto 0);
signal dac_write_token_r
                                : std_logic_vector(128 downto 0);
signal adc_read_token_r
                                : std_logic_vector(3 downto 0);
signal nxyter polarity
                                : std logic vector(1 downto 0); -- 0: negative
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 141/253
 signal nxyter_testpulse
                               : std_logic_vector(1 downto 0);
 signal nxvter testtrigger
                               : std logic vector(1 downto 0);
                               : std logic vector(1 downto 0);
 signal nxyter clock
 signal nxyter testchannels
                               : std logic vector(2 downto 0);
 signal i2c_update_memory_r
                              : std logic;
begin
                   <= CLK_IN;
<= I2C_COMMAND_BUSY_IN;
<= i2c_command_busy_o;
<= i2c_disable_memory; --i2c_error;
<= i2c_command_done;</pre>
 DEBUG OUT(0)
 DEBUG OUT(1)
 DEBUG OUT(2)
 DEBUG OUT(3)
 DEBUG_OUT(4)
 DEBUG OUT(5)
                       <= next token dac r or
                         next token dac w;
                        <= i2c_update_memory_r;
 DEBUG_OUT(6)
                        <= i2c_lock_0_clear;
 DEBUG_OUT(7)
 DEBUG OUT(8)
                        <= i2c_lock_1_clear;
 DEBUG_OUT(9)
                        <= i2c_lock_2_clear;
 DEBUG_OUT(10)
                        <= i2c_lock_3_clear;
                        <= i2c command(31);
 DEBUG OUT(11)
 DEBUG_OUT(12)
                        <= i2c_lock_0;
                        <= i2c_lock_1;
 DEBUG OUT(13)
 DEBUG OUT(14)
                        <= i2c_lock_2;
 DEBUG_OUT(15)
                        <= i2c_lock_3;
 PROC_I2C_RAM: process(CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
     if ( RESET IN = '1' ) then
       i2c write token r <= (others => '0');
       do write
                         <= '0';
     else
       i2c write token r <= (others => '0');
       do write <= '0';
       if (ram write 0 = '1' and
           register access type(ram index 0)(0) = '1') then
         i2c_ram(ram_index_0) <= ram_data_0;</pre>
         i2c_write_token_r(ram_index_0) <= '1';</pre>
         do write
       elsif (ram_write_1 = '1'
              register_access_type(ram_index_1)(0) = '1' and
              i2c_write_token(ram_index_1) = '0') then
         i2c_ram(ram_index_1) <= ram_data_1;</pre>
         do write
                                       <= '1';
       elsif (nxyter_polarity(1) = '1') then
         <= '1';
         do write
       elsif (nxyter_clock(1) = '1') then
         i2c_ram(33)(3)
                        <= nxyter_clock(0);
r(33) <= '1';</pre>
         i2c_write_token_r(33)
                                      <= '1';
         do write
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 142/253
      elsif (nxyter_testtrigger(1) = '1') then
        i2c ram(32)(3)
                                      <= nxyter_testtrigger(0);</pre>
        i2c_write_token_r(32)
                                      <= '1';
        do write
                                       <= '1';
      elsif (nxyter_testpulse(1) = '1') then
                                <= nxyter_testpulse(0);</pre>
        i2c ram(32)(0)
        i2c write_token_r(32)
                                      <= '1';
        do write
                                      <= '1';
      elsif (nxyter testchannels(2) = '1') then
        i2c_ram(33)(1 downto 0)
i2c_write_token_r(33)
do write

<= nxyter_testchannels(1 downto 0);
<= '1';
<- '1';
</pre>
                                      <= '1';
        do write
      end if;
    end if;
  end if;
end process PROC I2C RAM;
PROC DAC RAM: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      dac_write_token_r <= (others => '0');
      do dac write
                       <= '0';
    else
      dac_write_token_r <= (others => '0');
      do_dac_write <= '0';</pre>
      if (dac_ram_write_0 = '1') then
        dac_ram(dac_ram_index_0)
                                           <= dac_ram_data_0;
        dac_write_token_r(dac_ram_index_0) <= '1';</pre>
        do dac write
                                           <= '1';
      elsif (dac_ram_write_1 = '1' and
             dac_write_token(dac_ram_index_1) = '0') then
        dac_ram(dac_ram_index_1) <= dac_ram_data_1;</pre>
                                         <= '1';
        do dac write
      end if;
    end if;
  end if;
end process PROC_DAC_RAM;
PROC I2C COMMAND MULTIPLEXER: process(CLK IN)
  variable locks : std logic vector(3 downto 0) := (others => '0');
begin
  if( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
                  <= '0';
      i2c_lock_0
                    <= '0';
      i2c lock 1
      i2c lock 2
                    <= '0';
                    <= '0';
      i2c lock 3
      i2c_command
                    <= (others => '0');
    else
      i2c command
                    <= (others => '0');
      locks := i2c_lock_3 & i2c_lock_2 &
                       i2c_lock_1 & i2c_lock_0;
      -- Clear Locks
      if (i2c lock 0 clear = '1') then
        i2c_lock_0 <= '0';
      end if;
      if (i2c lock 1 clear = '1') then
```

```
stdin
Aug 17, 14 0:32
                                                                Page 143/253
        i2c_lock_1
                            <= '0';
      end if;
      if (i2c lock 2 clear = '1') then
        i2c lock 2
                       <= '0';
      end i\bar{f};
      if (i2c lock 3 clear = '1') then
        i2c lock 3 <= '0';
      end if;
      if (i2c command busy o = '0') then
        if (nx i2c command(31) = '1'
            ((locks and "1110") = "0000") and
            i2c\_lock\_0\_clear = '0') then
                        <= nx i2c command;
          i2c command
          i2c lock 0
                           <= '1';
        elsif (dac_write_i2c_command(31) = '1'
               ((locks and "1011") = "0000") and
               i2c lock 2 clear
                                       = '0') then
          i2c_command <= dac_write_i2c_command;</pre>
                          <= '1';
          i2c_lock_2
        elsif (dac_read_i2c_command(31) = '1'
               ((locks and "1101") = "0000") and i2c\_lock\_1\_clear = '0') then
               i2c_lock_1_clear
          i2c_command <= dac_read_i2c_command;
          i2c lock 1
                         <= '1';
        elsif (adc_i2c_command(31) = '1' and
               ((locks and "0111") = "0000") and
               i2c\_lock\_3\_clear = '0') then
          i2c_command <= adc_i2c_command;</pre>
          i2c lock 3
                         <= '1';
        end if;
      end if;
    end if;
  end if;
end process PROC_I2C_COMMAND_MULTIPLEXER;
PROC SEND I2C COMMAND: process(CLK IN)
begin
  if ( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
      i2c command o
                         \leq (others => '0');
      i2c_command_busy_o <= '0';
      i2c command done <= '0';
      i2c error
                        <= '0';
      i2c data
                        <= (others => '0');
      i2c_data_bytes <= (others => '0');
                        <= I2C IDLE;
      I2C_STATE
    else
                        <= (others => '0');
      i2c command o
      i2c_command_busy_o <= '1';</pre>
      i2c_command_done <= '0';
      i2c error
                         <= '0';
      case I2C_STATE is
        when I2C IDLE =>
          if (i2c\_command(31) = '1') then
            i2c command o <= i2c command;
            I2C STATE
                               <= I2C WAIT BUSY HIGH;
          else
            i2c_command_busy_o <= '0';
            I2C STATE
                         <= I2C IDLE;
```

```
stdin
Aug 17, 14 0:32
                                                                Page 144/253
          end if;
        when I2C WAIT BUSY HIGH =>
          if (I2C COMMAND BUSY IN = '0') then
            i2c_command_o <= i2c_command_o;
I2C_STATE <= I2C_WAIT_BUSY_HIGH;
          else
            I2C STATE
                              <= I2C WAIT BUSY LOW;
          end if;
        when I2C_WAIT_BUSY_LOW =>
          if (I2C COMMAND BUSY IN = '1') then
            I2C STATE
                              <= I2C WAIT BUSY LOW;
          else
            if (i2c data(29 downto 24) = "000000") then
              i2c error
                             <= '0';
            else
             i2c_error
                             <= '1';
            end if;
                             <= I2C_DATA_IN;
            i2c data
            I2C_STATE
                               <= I2C IDLE;
          end if;
      end case;
    end if;
  end if;
end process PROC_SEND_I2C_COMMAND;
PROC_I2C_TOKEN_HANDLER: process(CLK_IN)
  variable read token mask : std logic vector(45 downto 0) := (others => '1');
  if (rising edge (CLK IN) ) then
    if ( RESET IN = '1' ) then
      i2c read token <= (others => '0');
      i2c_write_token <= (others => '0');
      if (i2c ram(32)(3) = '1') then
        read_token_mask(15 downto 0) := (others => '0');
        read token mask(45 downto 16) := (others => '1');
        read token mask
                            := (others => '1');
      end if;
      -- Write Token
      if (unsigned(i2c_write_token_r) /= 0) then
        i2c_write_token <= i2c_write_token or i2c_write_token_r;</pre>
      elsif (unsigned(write_token_clear) /= 0) then
        i2c_write_token <= i2c_write_token and (not write_token_clear);</pre>
      end if;
      -- Read Token
      if (i2c_update_memory = '1') then
        i2c_read_token <= read_token_mask;
      elsif (unsigned(i2c_read_token_r) /= 0) then
        i2c read token <= (i2c read token or i2c read token r) and
                            read_token_mask;
      elsif (unsigned(read_token_clear) /= 0) then
        i2c read token
                        <= i2c read token and (not read token clear);
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 145/253
      end if;
    end if;
  end if;
end process PROC I2C TOKEN HANDLER;
PROC DAC TOKEN HANDLER: process(CLK IN)
begin
  if ( rising edge (CLK IN) ) then
    if( RESET IN = '1' ) then
      dac read token
                        \leq (others => '0');
      dac write token <= (others => '0');
    else
       -- Write Token
      if (unsigned(dac write token r) /= 0) then
        dac_write_token <= dac_write_token or dac_write_token_r;</pre>
      elsif (unsigned(dac write token clear) /= 0) then
        dac_write_token <= dac_write_token and (not dac_write_token_clear);</pre>
       end if;
       -- Read Token
      if (i2c_update_memory = '1') then
        dac read token <= (others => '1');
      elsif (unsigned(dac_read_token_r) /= 0) then
        dac_read_token <= dac_read_token or dac_read_token_r;</pre>
       elsif (unsigned(dac read token clear) /= 0) then
        dac_read_token <= dac_read_token and (not dac_read_token_clear);</pre>
      end if;
    end if;
  end if;
end process PROC_DAC_TOKEN_HANDLER;
PROC_ADC_TOKEN_HANDLER: process(CLK_IN)
  if ( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
       adc read token
                          <= (others => '0');
       -- Read Token
      if (i2c update memory = '1') then
        adc read token
                        <= (others => '1');
      elsif (unsigned(adc_read_token_r) /= 0) then
         adc_read_token <= (adc_read_token or adc_read_token_r);</pre>
      elsif (unsigned(adc read token clear) /= 0) then
        adc_read_token <= adc_read_token and (not adc_read_token_clear);</pre>
      end if;
    end if;
  end if;
end process PROC_ADC_TOKEN_HANDLER;
PROC_I2C_REGISTERS_HANDLER: process(CLK_IN)
  variable index : integer := 0;
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      nx_i2c_command
                         <= (others => '0');
      token ctr
                               <= (others => '0');
      next_token
                              <= '0';
                            <= (others => '0');
      read_token_clear
      write token clear
                               <= (others => '0');
```

| Aug 17, 14 0:32 | stdin | Page 146/253 |
|--|--|--|
| ram_write_1 i2c_lock_0_clear T_STATE else index nx_i2c_command next_token read_token_clear write_token_clear ram_write_1 i2c_lock_0_clear | <pre><= '0'; <= '0'; <= '0'; <= T_IDLE_TOKEN := to_integer(<= (others => ' <= '0'; <= (others => ' <= '0'; <= (others => ' <= '0'; <= '0';</pre> | <pre>unsigned(token_ctr)); 0');</pre> |
| case T_STATE is | | |
| when T_IDLE_TOKEN if (register_acc if (i2c_write_ T_STATE | <pre>ess_type(index)(0) = token(index) = '1') d_token(index) = '1' ar(index)</pre> | then <= T_WRITE_I2C_REGISTER; |
| Write I2C Reg when T_WRITE_I2C_R nx_i2c_command(3 nx_i2c_command(1 nx_i2c_command(1 nx_i2c_command(if (i2c_lock_0 = T_STATE else write_token_cl T_STATE end if; | EGISTER => 1 downto 16) 5 downto 14) 3 downto 8) 7 downto 0) '0') then | <pre><= x"8008"; <= (others => '0'); <= token_ctr; <= i2c_ram(index); <= T_WRITE_I2C_REGISTER; <= '1'; <= T_WAIT_I2C_WRITE_DONE;</pre> |
| when T_WAIT_I2C_WR if (i2c_command_e T_STATE else i2c_lock_0_cle T_STATE end if; | done = '0') then | <pre><= T_WAIT_I2C_WRITE_DONE; <= '1'; <= T_NEXT_TOKEN;</pre> |
| Read I2C Regi when T_READ_I2C_RE nx_i2c_command(3 nx_i2c_command(1 nx_i2c_command(1 nx_i2c_command(if (i2c_lock_0 = T_STATE else | GISTER => 1 downto 16) 5 downto 14) 3 downto 8) 7 downto 0) '0') then | <pre><= x"c108"; <= (others => '0'); <= token_ctr; <= (others => '0'); <= T_READ_I2C_REGISTER;</pre> |
| read_token_cle T_STATE end if; | ar(index) | <= '1'; <= T_WAIT_I2C_READ_DONE; |

```
stdin
Aug 17, 14 0:32
                                                                  Page 147/253
         when T_WAIT_I2C_READ_DONE =>
          if (i2c command done = '0') then
            T STATE
                                                <= T WAIT I2C READ DONE;
          else
            T STATE
                                                <= T READ I2C STORE MEM;
          end if;
         when T READ I2C STORE MEM =>
          ram index 1
                                                <= index;
          ram data 1
                                                <= i2c data(7 downto 0);
                                                <= '1';
          ram write 1
                                                <= '1';
          i2c lock 0 clear
          T STATE
                                                <= T NEXT TOKEN;
          -- Next Token
         when T NEXT TOKEN =>
          if (token ctr < x"2e") then
            token ctr
                                               <= token ctr + 1;
          else
            token_ctr
                                               <= (others => '0');
          end if;
          next token
                                                <= '1';
          T_STATE
                                                <= T_IDLE_TOKEN;
      end case;
    end if;
  end if;
end process PROC_I2C_REGISTERS_HANDLER;
PROC_READ_DAC_REGISTERS: process(CLK_IN)
  variable index : integer := 0;
begin
  if (rising edge(CLK IN)) then
     if ( RESET IN = '1' ) then
      dac read i2c command <= (others => '0');
       dac_ram_write_1
                              <= '0';
       dac ram index 1
                              <= 0;
      dac ram_data_1
                              \leq (others => '0');
      r fifo ctr
                              <= (others => '0');
       dac read token clear <= (others => '0');
      next token dac r
                             <= '0';
      i2c_lock_1_clear
                             <= '0';
                              <= DR IDLE;
      DR_STATE_RETURN
      DR_STATE
                              <= DR IDLE;
     else
      dac_read_i2c_command <= (others => '0');
      dac_ram_write_1
                              <= '0';
      dac_ram_index_1
                              <= 0;
      dac_ram_data_1
                              <= (others => '0');
      dac read token clear <= (others => '0');
      next_token_dac_r
                             <= '0';
                             <= '0';
      i2c_lock_1_clear
      index
                             := to_integer(r_fifo_ctr);
       case DR_STATE is
        when DR IDLE =>
          if (unsigned(dac_read_token) /= 0) then
            DR STATE
                                                <= DR_REGISTER;
          else
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 148/253
            DR_STATE
                                                <= DR_IDLE;
           end if;
          r fifo ctr
                                                <= (others => '0');
        when DR_REGISTER =>
           dac read i2c command(31 downto 16)
                                                \leq x c108;
          dac read i2c command(15 downto 8)
                                                <= x"2a"; -- DAC Reg 42
           dac_read_i2c_command(7 downto 0)
                                                <= (others => '0');
          if (i2c\_lock\_1 = '0') then
            DR STATE
                                                 <= DR REGISTER;
            dac read token clear(index)
                                                 <= '1';
            DR STATE RETURN
                                                 <= DR WRITE BACK;
            DR STATE
                                                 <= DR WAIT DONE;
           end if;
        when DR WRITE BACK =>
           -- Store FIFO Entry
          dac ram data 1
                                                 <= i2c data(5 downto 0);
          dac_ram_index_1
                                                 <= index;
          dac_ram_write_1
                                                 <= '1';
          -- Write Data Back to FIFO
          dac_read_i2c_command(31 downto 16)
                                                 <= x"8008";
          dac_read_i2c_command(15 downto 8)
                                                 <= x"2a"; -- DAC Reg 42
          dac_read_i2c_command(5 downto 0)
                                                 <= i2c_data(5 downto 0);
          dac_read_i2c_command(7 downto 6)
                                                 <= (others => '0');
          DR STATE RETURN
                                                 <= DR NEXT REGISTER;
                                                 <= DR_WAIT_DONE;
          DR_STATE
        when DR NEXT REGISTER =>
          if (r_fifo_ctr < x"80") then
            r_fifo_ctr
                                                 <= r_fifo_ctr + 1;
            next token dac r
                                                 <= '1';
            DR STATE
                                                 <= DR REGISTER;
            i2c lock 1 clear
                                                 <= '1';
            DR STATE
                                                 <= DR IDLE;
          end if;
        when DR WAIT DONE =>
          if (i2c_command_done = '0') then
            DR STATE
                                                 <= DR WAIT DONE;
          else
            DR STATE
                                                 <= DR STATE RETURN;
          end if;
      end case;
    end if;
  end if;
end process PROC_READ_DAC_REGISTERS;
PROC WRITE DAC REGISTERS: process(CLK IN)
  variable index : integer := 0;
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1') then
      dac_write_i2c_command <= (others => '0');
      w fifo ctr
                              <= (others => '0');
      dac_write_token_clear <= (others => '0');
                             <= '0';
      next_token_dac_w
                              <= '0';
      i2c lock 2 clear
```

| Aug 17, 14 0:22 | stdin | Dog 440/050 |
|---|--|---|
| Aug 17, 14 0:32 | | Page 149/253 |
| DW_STATE_RETURN DW_STATE else | <= DW_IDLE; <= DW_IDLE; | |
| dac_write_i2c_command dac_write_token_clear | | |
| index case DW_STATE is when DW_IDLE => | := to_integer(w_fif | fo_ctr); |
| DW_STATE | rite_token) /= 0) th | nen <= DW_REGISTER; |
| else DW_STATE end if; | | <= DW_IDLE; |
| w_fifo_ctr | | <= (others => '0'); |
| dac_write_i2c_comm dac_write_i2c_comm dac_write_token_cl if (i2c_lock_2 = ' | | <= x"c108"; <= x"2a"; DAC Reg 42 <= (others => '0'); <= '1'; |
| DW_STATE else | | <= DW_REGISTER; |
| dac_write_token_ DW_STATE_RETURN DW_STATE end if; | _clear(index) | <= '1'; <= DW_WRITE_BACK; <= DW_WAIT_DONE; |
| when DW_WRITE_BACK = Write Data Back dac_write_i2c_comm dac_write_i2c_comm dac_write_i2c_comm dac_write_i2c_comm DW_STATE_RETURN DW_STATE | t to FIFO nand(31 downto 16) nand(15 downto 8) nand(7 downto 6) | <pre><= x"8008"; <= x"2a"; DAC Reg 42 <= (others => '0'); <= dac_ram(index); <= DW_NEXT_REGISTER; <= DW_WAIT_DONE;</pre> |
| when DW_NEXT_REGISTE if (w_fifo_ctr < x w_fifo_ctr next_token_dac_w DW_STATE else i2c_lock_2_clear DW_STATE end if; | r"80") then | <pre><= w_fifo_ctr + 1; <= '1'; <= DW_REGISTER; <= '1'; <= DW_IDLE;</pre> |
| when DW_WAIT_DONE => if (i2c_command_do | | <= DW_WAIT_DONE; <= DW_STATE_RETURN; |
| end if; | | |
| end if; end if; end process PROC_WRITE_DAC_R | REGISTERS; | |

```
stdin
Aug 17, 14 0:32
                                                                    Page 150/253
PROC ADC REGISTERS HANDLER: process(CLK IN)
  variable index : integer := 0;
begin
  if ( rising edge (CLK IN) ) then
    if ( RESET IN = '1' ) then
      adc i2c command
                                <= (others => '0');
       adc token ctr
                                <= (others => '0');
      next token adc
                                <= '0';
       adc_read_token_clear
                                <= (others => '0');
       i2c_lock_3_clear
                                <= '0';
       ADC_STATE
                                <= ADC IDLE TOKEN;
     else
       index
                                := to integer(unsigned(adc token ctr));
       adc_i2c_command
                                <= (others => '0');
      next_token_adc
                                <= '0';
       adc_read_token_clear
                                <= (others => '0');
       i2c_lock_3_clear
                                <= '0';
       case ADC_STATE is
        when ADC_IDLE_TOKEN =>
          if (adc_read_token(index) = '1') then
            ADC STATE
                                                 <= ADC READ I2C REGISTER;
           else
            ADC STATE
                                                 <= ADC_NEXT_TOKEN;
           end if;
           -- Read I2C Register
         when ADC READ I2C REGISTER =>
          adc_i2c_command(31 downto 16)
                                                 <= x"c229";
           case adc_token_ctr is
             when "00" => adc i2c command(15 downto 8) <= x"10";
             when "01" => adc i2c command(15 downto 8) <= x"20";
             when "10" => adc_i2c_command(15 downto 8) <= x"40";
             when "11" => adc_i2c_command(15 downto 8) <= x"80";
           end case;
           adc_i2c_command(7 downto 0)
                                                 <= (others => '0');
           if (i2c lock 3 = '0') then
            ADC STATE
                                                 <= ADC_READ_I2C_REGISTER;</pre>
           else
             adc_read_token_clear(index)
                                                 <= '1';
            ADC STATE
                                                 <= ADC_WAIT_I2C_READ_DONE;</pre>
           end if;
        when ADC_WAIT_I2C_READ_DONE =>
           if (i2c_command_done = '0') then
            ADC_STATE
                                                 <= ADC_WAIT_I2C_READ_DONE;</pre>
           else
            ADC_STATE
                                                 <= ADC_READ_I2C_STORE_MEM;
           end if;
        when ADC_READ_I2C_STORE_MEM =>
           if (i2c_data_bytes(13 downto 12) =
               std_logic_vector(adc_token_ctr)) then
             adc_ram(index)(11 downto 0)
                                                 <= i2c_data_bytes(11 downto 0);
             adc_ram(index)(12)
                                                 <= '0';
           else
             adc_ram(index)
                                                 <= (others => '1');
           end if;
                                                 <= '1';
           i2c_lock_3_clear
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 151/253
           ADC_STATE
                                                <= ADC_NEXT_TOKEN;
          -- Next Token
         when ADC NEXT TOKEN =>
          if (adc_token_ctr < "11") then
            adc token ctr
                                                <= adc token ctr + 1;
            adc token ctr
                                               <= (others => '0');
           end if;
                                               <= '1';
           next token add
          ADC STATE
                                                <= ADC IDLE TOKEN;
      end case;
    end if;
  end if;
end process PROC ADC REGISTERS HANDLER;
timer_static_1: timer_static
  generic map (
    CTR WIDTH => 32,
    CTR END => 500000000 --5S
  port map (
    CLK_IN => CLK_IN,
RESET_IN => RESET_IN,
    TIMER START IN => wait timer start,
    TIMER_DONE_OUT => wait_timer_done
PROC_I2C_STATUS: process(CLK_IN)
begin
  if ( rising edge (CLK IN) ) then
    if( RESET_IN = '1' ) then
      i2c_update_memory_p <= '0';</pre>
      i2c_disable_memory <= '0';
       i2c online t
                     <= (others => '0');
      i2c_reg_reset_clear <= '0';
      i2c reg reset clear <= '0';
      -- Shift Online
      i2c online t(0)
                             <= I2C ONLINE IN;
      for I in 1 to 7 loop
        i2c_online_t(I)
                            <= i2c_online_t(I - 1);
      end loop;
       if (i2c\_update\_memory\_r = '1') then
        i2c_update_memory_p <= '1';</pre>
                                <= '0';
        i2c_disable_memory
       else
         case i2c_online_t(7 downto 6) is
           when "00" =>
            i2c_update_memory_p <= '0';</pre>
            i2c_disable_memory <= '1';</pre>
           when "10" =>
            i2c_update_memory_p <= '0';</pre>
            i2c disable memory <= '1';
```

```
stdin
Aug 17, 14 0:32
                                                              Page 152/253
          when "01" =>
           i2c update memory p <= '1';
           i2c disable memory
                               <= '0';
          when "11" =>
           if (i2c req reset in s = '1' and I2C REG RESET IN = '0') then
             i2c update memory p <= '1';
             i2c reg reset clear <= '1';
             i2c_update_memory_p <= '0';</pre>
           end if;
           i2c disable memory <= '0';
        end case;
      end if;
    end if;
  end if;
end process PROC I2C STATUS;
pulse_delay_1: pulse_delay
  generic map (
    DELAY => 1000000
  port map (
    CLK_IN => CLK_IN,
    RESET IN => RESET IN.
    PULSE IN => i2c update memory p,
    PULSE_OUT => i2c_update_memory
PROC_REG_RESET: process(CLK_IN)
begin
  if (rising edge (CLK IN) ) then
    if( RESET_IN = '1' ) then
      i2c_reg_reset_in_s <= '0';</pre>
      if (i2c reg reset clear = '1') then
        i2c reg reset in s <= '0';
      elsif(I2C REG RESET IN = '1') then
        i2c reg reset in s <= '1';
      end if;
    end if;
  end if;
end process PROC REG RESET;
PROC_INTERNAL_REG_READ: process(CLK_IN)
  variable index : integer := 0;
begin
  if( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
     else
      <= '0';
      int_ack_o
      if (INT_READ_IN = '1') then
        if (INT_ADDR_IN >= x"0000" and INT_ADDR_IN <= x"002d") then
          index := to integer(unsigned(INT ADDR IN(5 downto 0)));
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 153/253
           if (i2c_disable_memory = '0') then
             int_data_o(7 downto 0)
                                         <= i2c ram(index);
             int data o(28 downto 8)
                                         <= (others => '0');
             int data o(29)
               not register_access_type(index)(0);
                                         <= i2c read token(index);
             int data o(30)
             int data o(31)
                                         <= i2c write token(index);
           else
            int data o(31 downto 0)
                                         \leq (others => '1');
           end if;
                                         <= '1';
           int ack o
         elsif (INT ADDR IN >= x"0100" and INT ADDR IN <= x"0180") then
           index := to integer(unsigned(INT ADDR IN(7 downto 0)));
           if (i2c disable memory = '0') then
             int data o(5 downto 0)
                                         <= dac ram(index);
             int data o(29 downto 6)
                                         <= (others => '0');
             int data o(30)
                                         <= dac read token(index);
                                         <= dac write_token(index);
             int_data_o(31)
           else
            int_data_o(31 downto 0)
                                         <= (others => '1');
           end if;
           int_ack_o
                                         <= '1';
         elsif (INT ADDR IN >= x"0080" and INT ADDR IN <= x"0083") then
          index := to_integer(unsigned(INT_ADDR_IN(1 downto 0)));
           if (i2c_disable_memory = '0') then
            int_data_o(12 downto 0)
                                         <= adc ram(index);
            int_data_o(31 downto 13)
                                         <= (others => '0');
            int data o(31 downto 0)
                                         <= (others => '1');
           end if;
           int_ack_o
                                         <= '1';
         else
           case INT_ADDR_IN is
            when x"0050" =>
               -- Nxyter Clock
               if (i2c disable memory = '0') then
                int data o(0)
                                         \leq i2c ram(33)(3);
                int data o(31 downto 1) <= (others => '0');
                int_data_o(31 downto 0) <= (others => '1');
               end if;
               int ack o
                                          <= '1';
             when x"0051" =>
               -- Nxyter Polarity
               if (i2c_disable_memory = '0') then
                int data o(0)
                                         <= i2c ram(33)(2);
                int_data_o(31 downto 1) <= (others => '0');
               else
                int_data_o(31 downto 0) <= (others => '1');
               end if;
               int_ack_o
                                         <= '1';
             when x"0052" =>
               -- Nxyter Testpulse Polarity
               if (i2c_disable_memory = '0') then
                 int data o(0)
                                         <= i2c ram(32)(2);
                 int_data_o(31 downto 1) <= (others => '0');
               else
                 int data o(31 downto 0) <= (others => '1');
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 154/253
               end if;
               int ack o
                                          <= '1';
             when x"0053" =>
               -- Nxyter Testpulse
               if (i2c_disable_memory = '0') then
                 int data o(0)
                                          <= i2c ram(32)(0);
                 int data o(31 downto 1) <= (others => '0');
                 int data o(31 \text{ downto } 0) \le (\text{others} \Rightarrow '1');
               end if;
                                         <= '1';
               int ack o
             when x"0054" =>
               -- Nxyter Testtrigger
               if (i2c disable memory = '0') then
                 int_data_o(0)
                                          <= i2c_ram(32)(3);
                 int data o(31 downto 1) <= (others => '0');
                 int_data_o(31 downto 0) <= (others => '1');
               end if;
               int ack o
                                          <= '1';
             when x"0055" =>
               -- Nxyter Testpulse Channels
               if (i2c_disable_memory = '0') then
                 int data_o(1 downto 0) <= i2c_ram(33)(1 downto 0);</pre>
                 int_data_o(31 downto 2) <= (others => '0');
                 int_data_o(31 downto 0) <= (others => '1');
               end if;
               int ack o
                                          <= '1';
             when x"0056" =>
               -- I2C Online
               int data o(0)
                                          <= I2C ONLINE IN;
               int data o(31 downto 2) <= (others => '0');
               int ack o
                                          <= '1';
             when others =>
               int data o(31 downto 0) <= (others => '1');
               int ack o
                                          <= '1';
           end case;
         end if;
       end if;
     end if;
  end if;
end process PROC_INTERNAL_REG_READ;
PROC_SLAVE_BUS: process(CLK_IN)
  variable index
                     : integer := 0;
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
       slv_data_out_o
                              <= (others => '0');
       slv_no_more_data_o
                              <= '0';
       slv unknown addr o
                              <= '0';
       slv_ack_o
                              <= '0';
       ram data 0
                              <= (others => '0');
```

| Aug 17, 14 0:32 | stdin | Page 155/253 |
|--|---|------------------|
| ram_index_0 | <= 0; | |
| ram_write_0 | <= '0'; | |
| i2c_read_token_r | <= (others => '0'); | |
| dac_ram_data_0 | <= (others => '0'); | |
| dac_ram_index_0 | <= 0; | |
| dac_ram_write_0 | <= '0'; | |
| dac read token r | <= (others => '0'); | |
| dac_read_token_r adc_read_token_r i2c_update_memory_r | <= (others => '0'); | |
| i2c_update_memory_r | <= '0'; | |
| nxyter_clock | <= (others => '0'); | |
| nxyter_clock nxyter_polarity nxyter_testtrigger nxyter_testpulse nxyter_testchannels | <= (others => '0'); | |
| nxyter_testtrigger | <= (others => '0'); | |
| nxyter_testpulse | <= (others => '0'); | |
| | <= (others => '0'); | |
| else slv_unknown_addr_o | <= '0'; | |
| slv_no_more_data_o | <= '0'; | |
| BIV_NOTE_data_0 | 1 | |
| ram_data_0 | <= (others => '0'); | |
| ram_index_0 | <= 0; | |
| ram_write_0 | <= '0'; | |
| i2c_read_token_r | <= (others => '0'); | |
| dac_ram_data_0 | <= (others => '0'); | |
| dac_ram_index_0 | <= 0; | |
| dac_ram_write_0 | <= '0'; | |
| dac_read_token_r | <= (others => '0'); | |
| adc_read_token_r | <= (others => '0'); | |
| i2c_update_memory_r | <= '0'; | |
| nxyter_clock nxyter_polarity nxyter testtrigger | <= (others => '0'); | |
| nxyter_polarity | <= (others => '0'); | |
| nxyter_testtrigger nxyter_testpulse | <= (others => '0'); | |
| nxyter_testpulse nxyter_testchannels | <= (others => '0'); | |
| in yeer_eeseenamers | (Cellers -> 0), | |
| |)) then x"0000" and SLV_ADDR_IN <= x er(unsigned(SLV_ADDR_IN(5 do | |
| if (i2c_disable_me | | , , , |
| ram_index_0 | <= index; | |
| ram_data_0 | <= SLV_DATA_IN(' | 7 downto 0); |
| ram_write_0 | <= '1'; | |
| end if; slv_ack_o | <= '1'; | |
| Siv_ack_o | ν- Ι, | |
| elsif (SLV_ADDR_IN > Write value to | >= x"0100" and SLV_ADDR_IN < | <= x"0180") then |
| | eger(unsigned(SLV_ADDR_IN(7 | downto 0))); |
| if (index = 0) the | en | |
| index := 128; else | | |
| index := index - | - 1; | |
| end if; | <u> </u> | |
| 15 (10 31 33 | (01) +3 | |
| if (i2c_disable_me dac_ram_index_0 | | |
| dac_ram_data_0 | <= SLV_DATA_IN(! | downto 0); |
| dac_ram_write_0 | <= '1'; | |
| end if; | | |

```
stdin
Aug 17, 14 0:32
                                                                   Page 156/253
          slv_ack_o
                                        <= '1';
        else
          case SLV ADDR IN is
            when x"0050" =>
              -- Nxyter Clock
              if (i2c disable memory = '0') then
                nxvter clock(0)
                                   <= SLV_DATA_IN(0);</pre>
                nxyter clock(1)
                                        <= '1';
               end if;
                                        <= '1';
              slv_ack_o
             when x"0051" =>
              -- Nxvter Polarity
              if (i2c_disable_memory = '0') then
                nxyter polarity(0)
                                     <= SLV DATA IN(0);
                nxyter_polarity(1)
                                        <= '1';
              end if;
              slv_ack_o
                                        <= '1';
             when x"0053" =>
              -- Nxyter Testpulse
              if (i2c_disable_memory = '0') then
                nxyter_testpulse(0) <= SLV_DATA_IN(0);</pre>
                nxyter_testpulse(1)
                                        <= '1';
              end if;
              slv_ack_o
                                        <= '1';
             when x"0054" =>
              -- Nxyter Testtrigger
              if (i2c disable memory = '0') then
                nxyter_testtrigger(0) <= SLV_DATA_IN(0);</pre>
                nxyter_testtrigger(1) <= '1';</pre>
              end if;
              slv ack o
                                        <= '1';
             when x"0055" =>
               -- Nxyter Testtrigger
              if (i2c_disable_memory = '0') then
                nxyter testchannels(1 downto 0) <= SLV DATA IN(1 downto 0);
                nxyter_testchannels(2) <= '1';</pre>
              end if;
              slv ack o
                                        <= '1';
             when x"0060" =>
              if (i2c_disable_memory = '0') then
                i2c_read_token_r
                                        <= (others => '1');
              end i\bar{f};
              slv_ack_o
                                        <= '1';
             when x"0061" =>
              if (i2c_disable_memory = '0') then
                dac_read_token_r
                                        <= (others => '1');
              end if;
              slv_ack_o
                                        <= '1';
             when x"0062" =>
              if (i2c_disable_memory = '0') then
                i2c update memory r
                                        <= '1';
              end if;
              slv_ack_o
                                        <= '1';
```

```
stdin
Aug 17, 14 0:32
                                                                     Page 157/253
             when others =>
               slv unknown addr o
                                         <= '1';
                                         <= '0';
               slv ack o
           end case;
         end if;
       elsif (SLV READ IN = '1') then
         if (SLV \overline{ADDR} \overline{IN} >= x"0000" and SLV \overline{ADDR} \overline{IN} <= x"002d") then
           index := to integer(unsigned(SLV ADDR IN(5 downto 0)));
           if (i2c disable memory = '0') then
             slv data out o(7 downto 0)
                                              <= i2c ram(index);
             slv data out o(28 downto 8)
                                              <= (others => '0');
             slv data out o(29)
               not register access type(index)(0);
             slv data out o(30)
                                              <= i2c read token(index);
             slv_data_out_o(31)
                                              <= i2c write token(index);
             slv data out o(31 downto 0)
                                              \leq (others => '1');
           end if:
           slv_ack_o
                                              <= '1';
         elsif (SLV_ADDR_IN >= x"0100" and SLV_ADDR_IN <= x"0180") then
           index := to_integer(unsigned(SLV_ADDR_IN(7 downto 0)));
           if (index = 0) then
             index := 128;
           el ce
             index := index - 1;
           end if;
           if (i2c disable memory = '0') then
             slv_data_out_o(5 downto 0)
                                              <= dac_ram(index);
             slv_data_out_o(29 downto 6)
                                              <= (others => '0');
             slv data out o(30)
                                              <= dac_read_token(index);</pre>
             slv_data_out_o(31)
                                              <= dac_write_token(index);
             slv data out o(31 downto 0)
                                              <= (others => '1');
           end if;
           slv_ack_o
                                               <= '1';
         elsif (SLV ADDR IN >= x"0080" and SLV ADDR IN <= x"0083") then
           index := to_integer(unsigned(SLV_ADDR_IN(1 downto 0)));
           if (i2c disable memory = '0') then
                                              <= adc_ram(index);
             slv data out o(12 downto 0)
             slv data out o(31 downto 13)
                                              <= (others => '0');
             adc_read_token_r(index)
                                              <= '1';
           else
             slv_data_out_o(31 downto 0)
                                              <= (others => '1');
           end if;
           slv_ack_o
                                              <= '1';
         else
           case SLV ADDR IN is
             when x"0050" =>
               -- Nxvter Clock ON
               if (i2c disable memory = '0') then
                                              <= i2c_ram(33)(3);
                 slv_data_out_o(0)
                 slv_data_out_o(31 downto 1) <= (others => '0');
               else
                 slv_data_out_o(31 downto 0) <= (others => '1');
               end if;
               slv ack o
                                              <= '1';
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 158/253
             when x"0051" =>
               -- Nxyter Polarity
               if (i2c disable memory = '0') then
                 slv_data_out_o(0)
                                             <= i2c_ram(33)(2);
                 slv_data_out_o(31 downto 1) <= (others => '0');
                 slv data out o(31 downto 0) <= (others => '1');
               end if;
              slv ack o
                                             <= '1';
             when x"0052" =>
               -- Nxyter Testpulse Polarity
              if (i2c disable memory = '0') then
                 slv data out o(0)
                                             \leq i2c ram(32)(2);
                 slv data out o(31 downto 1) <= (others => '0');
                 slv data out o(31 downto 0) <= (others => '1');
               end if;
              slv_ack o
                                             <= '1';
             when x"0053" =>
              -- Nxyter Testpulse
              if (i2c_disable_memory = '0') then
                 slv data out o(0)
                                             \leq i2c ram(32)(0);
                 slv_data_out_o(31 downto 1) <= (others => '0');
                 slv data out o(31 downto 0) <= (others => '1');
               end i\bar{f};
              slv ack o
                                             <= '1';
             when x"0054" =>
               -- Nxyter Testtrigger
              if (i2c_disable_memory = '0') then
                 slv_data_out_o(0)
                                             <= i2c_ram(32)(3);
                 slv data out o(31 downto 1) <= (others => '0');
                 slv data out o(31 downto 0) <= (others => '1');
               end if;
              slv ack o
                                             <= '1';
             when x"0055" =>
               -- Nxyter Testpulse Channels
              if (i2c disable memory = '0') then
                 slv_data_out_o(1 downto 0) <= i2c_ram(33)(1 downto 0);</pre>
                 slv_data_out_o(31 downto 2) <= (others => '0');
              else
                 slv_data_out_o(31 downto 0) <= (others => '1');
               end if;
              slv_ack_o
                                             <= '1';
             when x"0056" =>
               -- I2C Online
              slv_data_out_o(0)
                                             <= I2C_ONLINE_IN;
              slv_data_out_o(31 downto 2) <= (others => '0');
                                             <= '1';
              slv ack o
             when x"0060" =>
               -- Update Register I2C Status
              if (unsigned(i2c_read_token) = 0) then
                 slv_data_out_o
                                             <= (others => '0');
              else
```

| <pre>slv_data_out_o</pre> |
|--|
| <pre>slv_ack_o</pre> |
| <pre>when x"0061" => Update Register DAC Status if (unsigned(dac_read_token) = 0) then slv_data_out_o</pre> |
| <pre> Update Register DAC Status if (unsigned(dac_read_token) = 0) then slv_data_out_o</pre> |
| <pre>if (unsigned(dac_read_token) = 0) then slv_data_out_o</pre> |
| <pre>slv_data_out_o</pre> |
| else |
| end if; slv_ack_o <= '1'; |
| slv_ack_o <= '1'; |
| |
| |
| when $x"0062" =>$ |
| Update Register I2C and DAC Status |
| <pre>if (unsigned(i2c_read_token) = 0 and unsigned(dac_read_token) = 0) then</pre> |
| slv_data_out_o <= (others => '0'); |
| else |
| slv_data_out_o <= x"0000_0001"; end if; |
| slv_ack_o <= '1'; |
| |
| when $x"0070" \Rightarrow$ |
| WriteToken slv_data_out_o <= i2c_write_token(31 downt |
| slv_ack_o <= '1'; |
| when x"0071" => |
| WriteToken slv_data_out_o(13 downto 0) <= i2c_write_token(45 downt |
| slv_data_out_o(31 downto 14) <= (others => '0'); |
| slv_ack_o <= '1'; |
| when $x"0072" =>$ |
| ReadToken |
| slv_data_out_o <= i2c_read_token(31 downto |
| slv_ack_o <= '1'; |
| when $x"0073" =>$ |
| ReadToken |
| slv_data_out_o(13 downto 0) <= i2c_read_token(45 downto |
| slv_data_out_o(31 downto 14) <= (others => '0'); slv_ack_o <= '1'; |
| |
| when x"0074" => WriteTokenDAC |
| slv_data_out_o <= dac_write_token(31 downt |
| slv_ack_o <= '1'; |
| when $x"0075" \Rightarrow$ |
| WriteTokenDAC slv_data_out_o <= dac_write_token(63 downt |
| slv_ack_o <= '1'; |
| when x"0076" => |
| WriteTokenDAC slv_data_out_o <= dac_write_token(95 downt |
| slv_ack_o <= '1'; |
| when $x"0077" =>$ |
| WriteTokenDAC |
| slv_data_out_o |
| when $x''' 0078''' =>$ |
| WriteTokenDAC |

| Aug 17, 14 0:32 | stdin | | Page 160/253 |
|--|---|---|----------------|
| slv_data_ slv_data_ slv_ack_c | out_o(31 downto 1) | <pre><= dac_write_token() <= (others => '0'); <= '1';</pre> | 128); |
| when x"0079 ReadTo slv_data_ slv_ack_o when x"007a | okenDAC out_o out_ => | <= dac_read_token(3) <= '1'; | l downto 0); |
| ReadTo slv_data_ slv_ack_o when x"007k ReadTo | _out_o o" => okenDAC | <pre><= dac_read_token(60 <= '1';</pre> | |
| slv_data_ slv_ack_c when x"007c ReadTc |) !" => | <= dac_read_token(99 <= '1'; | 5 downto 64); |
| slv_data_ slv_ack_c when x"007d ReadTo | _out_o " => | <= dac_read_token(12 <= '1'; | 27 downto 96); |
| slv_data_ | _out_o(0) _out_o(31 downto 1) | <pre><= dac_read_token(12 <= (others => '0'); <= '1';</pre> | 28); |
| when others slv_unkno slv_ack_c end case; | wn_addr_o | <= '1'; <= '0'; | |
| end if; else slv_ack_o end if; | | <= '0'; | |
| end if; end if; end process PROC_SLAVE_ | BUS; | | |
| Output Signals | | | |
| nx_clock_on_o | <= i2c_ram(33)(3) | when rising_edge(CLK_ | IN); |
| I2C_COMMAND_OUT I2C_LOCK_OUT | <pre><= i2c_command_o; <= i2c_command_bus</pre> | y_o; | |
| SPI_COMMAND_OUT SPI_LOCK_OUT | <= (others => '0') <= '0'; | ; | |
| Internal Read INT_ACK_OUT INT_DATA_OUT | <= int_ack_o; <= int_data_o; | | |
| NX_CLOCK_ON_OUT | <= nx_clock_on_o; | | |
| Slave Bus SLV_DATA_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT SLV_ACK_OUT | <pre><= slv_data_out_o; <= slv_no_more_dat <= slv_unknown_add <= slv_ack_o;</pre> | | |

| Aug 17, 14 0:32 | stdin | Page 161/253 |
|--|---|--------------|
| end Behavioral; library ieee; use ieee.std_logic_1164.al use ieee.numeric_std.all; | 1; | J |
| library work; use work.nxyter_components | .all; | |
| entity nx_status is port(CLK_IN RESET_IN | : in std_logic; : in std_logic; | |
| Monitor PLL Locks PLL_NX_CLK_LOCK_IN PLL_ADC_DCLK_LOCK_IN PLL_ADC_SCLK_LOCK_IN PLL_RESET_OUT | <pre>: in std_logic; : in std_logic; : in std_logic; : out std_logic;</pre> | |
| Signals I2C_SM_RESET_OUT I2C_REG_RESET_OUT NX_ONLINE_OUT | <pre>: inout std_logic; : out std_logic; : out std_logic;</pre> | |
| Error ERROR_ALL_IN | : in std_logic_vector(7 downto 0); | |
| SLV_DATA_IN | | |
| DEBUG_OUT); | : out std_logic_vector(15 downto 0) | |
| end entity; architecture Behavioral of | nx_status is | |
| Offline Handler | | |
| signal i2c_sm_reset_i_x signal i2c_sm_reset_i signal i2c_sm_online signal i2c_sm_online_ctr | <pre>: std_logic; : std_logic;</pre> | |
| signal offline_force signal online_o signal online_trigger signal online_last | <pre>: std_logic; : std_logic; : std_logic; : std_logic;</pre> | |
| Reset Handler signal i2c_sm_reset_star signal i2c_reg_reset_sta | | |
| signal i2c_sm_reset_o signal i2c_reg_reset_o | : std_logic; : std_logic; | |

```
stdin
 Aug 17, 14 0:32
                                                                     Page 162/253
  type STATES is (S_IDLE,
                  S I2C SM RESET,
                  S I2C SM RESET WAIT,
                  S_I2C_REG_RESET,
                  S I2C REG RESET WAIT
 signal STATE : STATES;
 -- Wait Timer
                                  : std logic;
 signal wait_timer_start
 signal wait_timer_init
                                  : unsigned(7 downto 0);
 signal wait timer done
                                  : std logic;
 -- PLL Locks
 signal pll_nx_clk_lock
                                  : std_logic;
 signal pll_adc_dclk_lock
                                  : std logic;
 signal pll_adc_sclk_lock
                                  : std logic;
 signal pll_nx_clk_notlock
                                  : std_logic;
 signal pll adc dclk notlock
                                  : std logic;
 signal pll_adc_sclk_notlock
                                  : std_logic;
 signal pll_nx_clk_notlock_ctr : unsigned(15 downto 0);
 signal pll_adc_dclk_notlock_ctr : unsigned(15 downto 0);
 signal pll_adc_sclk_notlock_ctr : unsigned(15 downto 0);
 signal clear_notlock_counters : std_logic;
 signal pll_reset_p
                                  : std_logic;
 signal pll reset o
                                  : std logic;
 -- Nxyter Data Clock
 signal nx data clk dphase o
                                  : std logic vector(3 downto 0);
 signal nx_data_clk_finedelb_o
                                  : std_logic_vector(3 downto 0);
 -- Slave Bus
 signal slv data out o
                                  : std logic vector(31 downto 0);
 signal slv_no_more_data_o
                                  : std logic;
 signal slv unknown addr o
                                  : std logic;
 signal slv_ack_o
                                  : std logic;
begin
 DEBUG_OUT(0)
                          <= CLK IN;
 DEBUG_OUT(1)
                          <= i2c_sm_reset_o;
 DEBUG_OUT(2)
                          <= i2c_reg_reset_o;
 DEBUG_OUT(3)
                          <= '0';
 DEBUG_OUT(4)
                          <= PLL_NX_CLK_LOCK_IN;</pre>
 DEBUG_OUT(5)
                          <= pll_nx_clk_lock;</pre>
                          <= PLL_ADC_DCLK_LOCK_IN;
 DEBUG_OUT(6)
 DEBUG_OUT(7)
                          <= pll_adc_dclk_lock;</pre>
 DEBUG OUT(8)
                          <= PLL_ADC_SCLK_LOCK_IN;</pre>
                          <= pll_adc_sclk_lock;</pre>
 DEBUG_OUT(9)
                          <= i2c_sm_online;
 DEBUG_OUT(10)
 DEBUG_OUT(11)
                          <= offline_force;
                          <= online o;
 DEBUG OUT(12)
 DEBUG_OUT(13)
                          <= i2c_sm_reset_i;
                          <= pll_reset_o;
 DEBUG_OUT(14)
 DEBUG OUT(15)
                          <= online trigger;
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 163/253
timer 1: timer
  generic map (
    CTR WIDTH => 8
  port map (
    CLK IN
                    => CLK IN,
    RESET IN
                    => RESET IN,
    TIMER START IN => wait timer start,
    TIMER END IN => wait timer init.
    TIMER_DONE_OUT => wait_timer_done
-- Offline Handler
signal_async_trans_i2c_sm_reset_i: signal_async_trans
  port map (
    CLK_IN
                => CLK_IN,
    SIGNAL_A_IN => i2c_sm_reset_i_x,
    SIGNAL OUT => i2c sm reset i
PROC I2C OFFLINE SCHMITT TRIGGER: process(CLK IN)
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      i2c_sm_online <= '0';
      i2c_sm_online_ctr <= (others => '0');
    else
      if (i2c\_sm\_reset\_i = '1') then
        if (i2c_sm_online_ctr < x"lff") then</pre>
          i2c sm online ctr <= i2c sm online ctr + 1;
         end if;
         if (i2c sm online ctr > x"000") then
          i2c sm online ctr <= i2c sm online ctr - 1;
         end if:
      end if;
      if (i2c_sm_online_ctr > x"1d6") then
        i2c sm online <= '1';
      elsif (i2c sm online ctr < x"01e") then
        i2c_sm_online
                          <= '0';
      end if;
    end if;
  end if:
end process PROC_I2C_OFFLINE_SCHMITT_TRIGGER;
PROC_NXYTER_OFFLINE: process(CLK_IN)
  variable online_state : std_logic_vector(1 downto 0) := "00";
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET IN = '1' ) then
      online_trigger <= '0';
                       <= '1';
      online_o
                      <= '0';
      online_last
    else
      if (i2c_sm_online = '1' and
          offline_force = '0' and
          pll_nx_clk_lock = '1') then
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 164/253
        online_o
                        <= '1';
      else
        online o
                        <= '0';
      end if;
      -- Offline State changes
      online last <= online o;
      online state
                     := online o & online last;
      case online state is
        when "01" | "10" =>
          online trigger <= '1';
        when others =>
          online trigger <= '0';
      end case;
    end if;
  end if;
end process PROC NXYTER OFFLINE;
-- I2C SM Reset
PROC I2C SM RESET: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      wait_timer_start <= '0';</pre>
      i2c_sm_reset_o
                        <= '0';
      STATE
                         <= S IDLE;
    else
      i2c_sm_reset_o
                         <= '0';
      i2c reg reset o
                        <= '0';
      wait_timer_start <= '0';</pre>
      case STATE is
        when S IDLE =>
          if (i2c_sm_reset_start = '1') then
                          <= S I2C SM RESET;
          elsif (i2c_reg_reset_start = '1') then
            STATE
                        <= S_I2C_REG_RESET;
          else
            STATE
                        <= S IDLE;
          end if;
        when S_I2C_SM_RESET =>
          i2c_sm_reset_o <= '1';
          wait_timer_init <= x"8f";</pre>
          wait_timer_start <= '1';</pre>
          STATE
                        <= S I2C SM RESET WAIT;
        when S_I2C_SM_RESET_WAIT =>
          i2c_sm_reset_o <= '1';
          if (wait_timer_done = '0') then
            STATE
                    <= S_I2C_SM_RESET_WAIT;</pre>
          else
            STATE
                        <= S_IDLE;
          end if;
        when S_I2C_REG_RESET =>
          i2c reg reset o <= '1';
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 165/253
          wait_timer_init <= x"8f";</pre>
          wait_timer_start <= '1';</pre>
                           <= S I2C REG RESET WAIT;
          STATE
         when S_I2C_REG_RESET_WAIT =>
          i2c reg reset o <= '1';
          if (wait_timer_done = '0') then
            STATE
                         <= S I2C REG RESET WAIT;
          else
            STATE
                          <= S IDLE;
          end if;
      end case;
     end if;
  end if;
end process PROC I2C SM RESET;
-- PLL Not Lock Counters
signal_async_trans_1: signal_async_trans
  port map (
    CLK IN
              => CLK IN,
    SIGNAL_A_IN => PLL_NX_CLK_LOCK_IN,
    SIGNAL OUT => pll nx clk lock
signal_async_trans_2: signal_async_trans
  port map (
                => CLK IN,
    CLK IN
    SIGNAL_A_IN => PLL_ADC_DCLK_LOCK_IN,
     SIGNAL OUT => pll adc dclk lock
signal_async_trans_3: signal_async_trans
  port map (
                => CLK IN,
    CLK IN
     SIGNAL A IN => PLL ADC SCLK LOCK IN,
     SIGNAL_OUT => pll_adc_sclk_lock
level_to_pulse_1: level_to_pulse
  port map (
    CLK_IN => CLK_IN,
    RESET IN => RESET IN,
    LEVEL_IN => not pll_nx_clk_lock,
    PULSE_OUT => pll_nx_clk_notlock
level_to_pulse_2: level_to_pulse
  port map (
    CLK_IN => CLK_IN,
    RESET IN => RESET IN.
    LEVEL_IN => not pll_adc_dclk_lock,
    PULSE_OUT => pll_adc_dclk_notlock
level_to_pulse_3: level_to_pulse
  port map (
    CLK IN
              => CLK IN,
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 166/253
    RESET_IN => RESET_IN,
    LEVEL_IN => not pll_adc_sclk_lock,
    PULSE OUT => pll adc sclk notlock
PROC PLL UNLOCK COUNTERS: process (CLK IN)
begin
  if (rising edge (CLK IN)) then
    if( RESET IN = '1') then
      pll nx clk notlock ctr
                                  \leq (others \Rightarrow '0');
      pll_adc_dclk_notlock_ctr <= (others => '0');
pll_adc_sclk_notlock_ctr <= (others => '0');
     else
      if (clear notlock counters = '1') then
        else
        if (pll nx clk notlock = '1') then
          pll_nx_clk_notlock_ctr <= pll_nx_clk_notlock_ctr + 1;</pre>
        end if;
        if (pll_adc_dclk_notlock = '1') then
          pll_adc_dclk_notlock_ctr <= pll_adc_dclk_notlock_ctr + 1;</pre>
        end if;
        if (pll_adc_sclk_notlock = '1') then
          pll_adc_sclk_notlock_ctr <= pll_adc_sclk_notlock_ctr + 1;</pre>
        end if;
      end if;
    end if;
  end if;
end process PROC_PLL_UNLOCK_COUNTERS;
PROC_NX_REGISTERS: process(CLK_IN)
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      slv data out o
                                  \leq (others \Rightarrow '0');
      slv no more data o
                                 <= '0';
      slv_unknown_addr_o
                                <= '0';
                                 <= '0';
       slv_ack_o
                                 <= '0';
      i2c_sm_reset_start
                                <= '0';
      i2c_reg_reset_start
                                 <= '0';
      offline force
      nx_data_clk_dphase_o
                                <= x"7";
      nx_data_clk_finedelb_o <= x"0";</pre>
      clear_notlock_counters <= '0';</pre>
                                  <= '0';
      pll reset p
     else
                                 <= '0';
       slv_unknown_addr_o
                                 <= '0';
      slv_no_more_data_o
                                 <= (others => '0');
      slv_data_out_o
      i2c_sm_reset_start
                                <= '0';
      i2c_reg_reset_start <= '0';
      clear_notlock_counters <= '0';</pre>
                                  <= '0';
      pll_reset_p
```

| Aug 17, 14 0:32 | std | in | Page 167/253 |
|---|------------------------|--|--------------|
| <pre>if (SLV_WRITE_IN = case SLV_ADDR_IN i when x"0000" => i2c_sm_reset_s</pre> | is start | <= '1'; | |
| slv_ack_o | | <= '1'; | |
| when x"0001" => i2c_reg_reset_ slv_ack_o | | <= '1'; <= '1'; | |
| when x"0002" => slv_ack_o | | <= '1'; | |
| <pre>when x"0003" => offline_force slv_ack_o</pre> | | <= SLV_DATA_IN(0); <= '1'; | |
| <pre>when x"0006" => pll_reset_p slv_ack_o</pre> | | <= '1'; <= '1'; | |
| when x"000a" => clear_notlock_ slv_ack_o | | <= '1'; <= '1'; | |
| when others => slv_unknown_ad slv_ack_o end case; | ddr_o | <= '1'; <= '0'; | |
| elsif (SLV_READ_IN = case SLV_ADDR_IN i when x"0000" => slv_data_out_c slv_data_out_c slv_ack_o | is o(0) | <= i2c_sm_reset_i; <= (others => '0'); <= '1'; | |
| when x"0003" => slv_data_out_c slv_data_out_c slv_ack_o | o(0) o(31 downto 1) | <= offline_force; <= (others => '0'); <= '1'; | |
| when x"0004" => slv_data_out_c slv_data_out_c slv_ack_o | o(31 downto 1) | <= i2c_sm_online; <= (others => '0'); <= '1'; | |
| when x"0005" => slv_data_out_c slv_data_out_c slv_ack_o | o(31 downto 1) | <= online_o; <= (others => '0'); <= '1'; | |
| when x"0006" => slv_data_out_c slv_data_out_c slv_ack_o | o(31 downto 1) | <pre><= pll_nx_clk_lock; <= (others => '0'); <= '1';</pre> | |
| when x"0007" => slv_data_out_c slv_data_out_c slv_ack_o | (31 downto 1) | <pre><= pll_adc_dclk_lock; <= (others => '0'); <= '1';</pre> | |

```
stdin
 Aug 17, 14 0:32
                                                                     Page 168/253
            when x"0008" =>
                                          <= pll_adc_sclk_lock;</pre>
              slv_data_out_o(0)
              slv data out o(31 downto 1) <= (others => '0');
              slv ack o
                                          <= '1';
            when x"0009" =>
              slv data out o(15 downto 0) <= pll nx clk notlock ctr;
              slv_data_out_o(31 downto 6) <= (others => '0');
                                          <= '1';
              slv ack o
            when x"000a" =>
              slv data out o(15 downto 0) <= pll adc dclk notlock ctr;
              slv_data_out_o(31 downto 6) <= (others => '0');
              slv ack o
            when x"000b" =>
              slv_data_out_o(15 downto 0) <= pll_adc_sclk_notlock_ctr;</pre>
              slv_data_out_o(31 downto 6) <= (others => '0');
              slv_ack_o
                                          <= '1';
            when x"000c" =>
              slv data out o(7 downto 0) <= ERROR ALL IN;
              slv_data_out_o(31 downto 8) <= (others => '0');
              slv_ack_o
                                          <= '1';
            when others =>
                                          <= '1';
              slv_unknown_addr_o
              slv_ack_o
                                           <= '0';
          end case;
        else
         slv_ack_o
                                          <= '0';
        end if;
      end if;
   end if;
 end process PROC_NX_REGISTERS;
 pulse_to_level_1: pulse_to_level
   generic map (
     NUM_CYCLES => 15)
   port map (
     CLK_IN => CLK_IN,
     RESET IN => RESET IN,
     PULSE_IN => pll_reset_p,
     LEVEL_OUT => pll_reset_o
     );
 -- Output Signals
 i2c_sm_reset_i_x
                        <= I2C_SM_RESET_OUT;
 SLV_DATA_OUT
                        <= slv_data_out_o;
 SLV_NO_MORE_DATA_OUT <= slv_no_more_data_o;</pre>
 SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
                        <= slv_ack_o;
 SLV_ACK_OUT
 PLL_RESET_OUT
                        <= pll_reset_o;
 I2C_SM_RESET_OUT
                        <= '0' when i2c_sm_reset_o = '1' else 'Z';
 I2C REG RESET OUT
                        <= i2c reg reset o;
 NX_ONLINE_OUT
                        <= online_o;
end Behavioral;
```

```
stdin
Aug 17, 14 0:32
                                                                Page 169/253
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter components.all;
use work.trb3 components.all;
entity nx status event is
 generic (
   BOARD ID
                             : std logic vector(1 downto 0) := "11";
                             : std logic vector(3 downto 0) := x"1"
   VERSION NUMBER
   );
 port (
   CLK IN
                             : in std logic;
   RESET IN
                             : in std logic;
   NXYTER OFFLINE IN
                             : in std logic;
   -- Trigger
                            : in std_logic;
   TRIGGER_IN
   TRIGGER_BUSY_OUT
   FAST_CLEAR_IN
                             : in std_logic;
                             : out std_logic;
   --Response from FEE
   FEE_DATA OUT
                             : out std logic vector(31 downto 0);
   FEE_DATA_WRITE_OUT
                             : out std_logic;
   FEE DATA ALMOST FULL IN : in std logic;
   -- Interface to NX Setup
   INT READ OUT
                             : out std_logic;
   INT ADDR OUT
                             : out std logic vector(15 downto 0);
   INT ACK IN
                            : in std logic;
                           : in std_logic_vector(31 downto 0);
   INT_DATA_IN
   DEBUG OUT
                           : out std logic vector(15 downto 0)
   );
end entity;
architecture Behavioral of nx status event is
 --Data channel
 signal trigger busy o : std logic;
 signal event write start : std logic;
 type STATES is (S_IDLE,
                 S_EVT_WRITE_WAIT
 signal STATE
                : STATES;
 -- Event Write
 type E_STATES is (E_IDLE,
                  E_HEADER,
                  E READ NEXT,
                  E READ,
                  E_NEXT_INDEX,
                   E TRAILER,
                   E END
                   );
 signal E STATE : E STATES;
```

```
stdin
 Aug 17, 14 0:32
                                                                      Page 170/253
-- constant NUM REGS : integer
                                      := 3;
-- type reg addr t is array(0 to NUM REGS - 1) of std logic vector(15 downto 0)
-- constant reg_addr_start
                                     : reg_addr_t :=
-- (x"0000".
     x"0100",
      x"0080"
      );
-- constant reg addr end
                               : reg addr t :=
-- (x"002d",
     x"0180",
      x"0083"
      );
 -- For the moment just the 4 I2C ADC Values, event must be small
 constant NUM_REGS : integer := 1;
 type reg addr t is array(0 to NUM REGS - 1) of std logic vector(15 downto 0);
 constant req addr start : req addr t :=
  (x"0080"
    );
 constant reg addr end
                                   : req addr t :=
   (x"0083"
    );
 signal index_ctr
                                   : unsigned(3 downto 0);
 signal register addr
                                   : unsigned(15 downto 0);
                             : unsigned(19
: std_logic;
 signal int_read_o
 signal int_addr_o
signal fee_data_o
                                : std_logic_vector(15 downto 0);
 begin
 DEBUG OUT(0)
                      <= CLK IN;
                   <= CLK_IN'
<= TRIGGER_IN;
<= FAST_CLEAR_IN;
<= FEE_DATA_ALMOST_FULL_IN;
<= trigger_busy_o;
<= event_write_start;
<= event_write_done;</pre>
 DEBUG OUT(1)
 DEBUG OUT(2)
 DEBUG OUT(3)
 DEBUG OUT(4)
 DEBUG OUT(5)
 DEBUG OUT(6)
 DEBUG OUT(10 downto 7) <= index ctr;
 DEBUG_OUT(11) <= int_read_o;
DEBUG_OUT(12) <= INT_ACK_IN;
 DEBUG_OUT(13) <= fee_data_write_o;
DEBUG_OUT(14) <= '0';
DEBUG_OUT(15) <= NXYTER_OFFLINE_IN;
 PROC_DATA_HANDLER: process(CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
      if( RESET_IN = '1' ) then
        event_write_start <= '0';</pre>
        trigger busy o
                             <= '0';
        STATE
                             <= S IDLE;
      else
        event_write_start <= '0';</pre>
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 171/253
       trigger_busy_o
                           <= '1';
      if (FAST CLEAR IN = '1') then
        STATE
                                    <= S IDLE;
       else
        case STATE is
           when S IDLE =>
            if (NXYTER_OFFLINE_IN = '1') then
              trigger busy o
              STATE
                                          <= S IDLE;
             elsif (TRIGGER IN = '1') then
              event write start
                                         <= '1';
               STATE
                                         <= S EVT WRITE WAIT;
             else
              trigger busy o
                                         <= '0';
              STATE
                                          <= S IDLE;
             end if;
           when S EVT WRITE WAIT =>
            if (event_write_done = '0') then
              STATE
                                         <= S_EVT_WRITE_WAIT;
             else
              STATE
                                         <= S IDLE;
             end if;
         end case;
      end if;
    end if;
  end if;
end process PROC_DATA_HANDLER;
PROC_WRITE_EVENT: process(CLK_IN)
  variable index : integer := 0;
begin
  if ( rising edge(CLK IN) ) then
    if ( RESET IN = '1' ) then
       index ctr
                            <= (others => '0');
      register addr
                            <= (others => '0');
       int read o
                            <= '0';
       int addr o
                           \leq (others => '0');
       fee_data_o
                           <= (others => '0');
       fee_data_write_o
                           <= '0';
      event write done
                            <= '0';
      E STATE
                             <= E IDLE;
     else
       index
                            := to_integer(index_ctr);
                            <= '0';
      int read o
                            <= (others => '0');
      int addr o
      fee_data_o
                           <= (others => '0');
                         <= '0';
      fee_data_write_o
      event_write_done
                            <= '0';
       case E_STATE is
        when E IDLE =>
                                      <= (others => '0');
           index ctr
           if (event_write_start = '1') then
            E STATE
                                      <= E_HEADER;
           else
            E_STATE
                                      <= E_IDLE;
           end if;
```

```
stdin
 Aug 17, 14 0:32
                                                                     Page 172/253
          when E_HEADER =>
            fee_data_o(25 downto 0)
                                       <= (others => '1');
            fee data o(29 downto 26)
                                       <= VERSION NUMBER;
            fee data o(31 downto 30)
                                       <= BOARD ID;
                                       <= '1';
            fee_data_write_o
            E_STATE
                                       <= E NEXT INDEX;
          when E READ NEXT =>
            if (register addr <= unsigned(reg addr end(index))) then
              int addr o
                                       <= register addr;
                                       <= '1';
              int read o
                                       <= E READ;
              E STATE
            else
              index ctr
                                       <= index ctr + 1;
              E STATE
                                       <= E NEXT INDEX;
            end if;
          when E READ =>
            if (INT\_ACK\_IN = '1') then
              fee_data_o(15 downto 0) <= INT_DATA_IN(15 downto 0);</pre>
              fee_data_o(31 downto 16) <= register_addr;</pre>
              fee data write o
                                       <= '1';
              register_addr
                                       <= register_addr + 1;
              E_STATE
                                       <= E_READ_NEXT;
            else
              E_STATE
                                       <= E READ;
            end if;
          when E_NEXT_INDEX =>
            if (index_ctr < NUM_REGS) then
              register addr
                                       <= req addr start(index);
              E STATE
                                       <= E READ NEXT;
            else
              E STATE
                                        <= E TRAILER;
            end if;
          when E TRAILER =>
            fee data o
                                       <= (others => '1');
            fee_data_write_o
                                       <= '1';
            E STATE
                                       <= E END;
          when E END =>
            event write done
                                       <= '1';
            E STATE
                                       <= E IDLE;
        end case;
      end if;
    end if;
  end process PROC_WRITE_EVENT;
  -- Output Signals
  TRIGGER BUSY OUT
                         <= trigger busy o;
                         <= fee_data_o;
 FEE_DATA_OUT
                         <= fee_data_write_o;
 FEE_DATA_WRITE_OUT
                         <= int_read_o;
  INT_READ_OUT
 INT_ADDR_OUT
                         <= int_addr_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 173/253
use ieee.numeric_std.all;
library work;
use work.nxyter components.all;
entity nxyter timestamp sim is
 port(
   CLK IN
                         : in std logic; -- Clock 128MHz
   RESET IN
                         : in std logic;
                        : out std_logic_vector(7 downto 0);
   TIMESTAMP OUT
   CLK128 OUT
                         : out std logic
   );
end entity;
architecture Behavioral of nxyter timestamp sim is
 signal timestamp n
                        : std logic vector(7 downto 0);
 signal timestamp q
                         : std logic vector(7 downto 0);
 signal counter
                         : unsigned(1 downto 0);
                         : unsigned(3 downto 0);
 signal counter2
 signal counter3
                         : unsigned(1 downto 0);
begin
 PROC_NX_TIMESTAMP: process(CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
       timestamp_n <= (others => '0');
                  <= (others => '0');
       counter
                 <= (others => '0');
       counter2
       counter3 <= (others => '0');
     else
        if (counter3 /= 0) then
          case counter is
            when "11" \Rightarrow timestamp_n \Leftarrow x"06";
                         counter3 <= counter3 + 1;</pre>
            when "10" => timestamp_n <= x"7f";
            when "01" => timestamp n <= x"7f";
            when "00" => timestamp_n <= x"7f";
          end case;
        else
          case counter is
            when "11" =>
             timestamp n(7)
                                       <= '0';
              timestamp n(6 downto 4) <= (others => '0');
              timestamp_n(3 downto 0) <= counter2;</pre>
              counter3 <= counter3 + 1;
            when "10" =>
             timestamp n(7)
                                       <= '0';
              timestamp_n(6 downto 4) <= (others => '0');
             timestamp_n(3 downto 0) <= counter2;
            when "01" =>
```

```
stdin
 Aug 17, 14 0:32
                                                                    Page 174/253
              timestamp_n(7)
                                       <= '0';
              timestamp_n(6 downto 4) <= (others => '0');
              timestamp n(3 downto 0) <= counter2;
            when "00" =>
              timestamp n(7)
                                       <= '0';
              timestamp n(6 downto 4) <= (others => '0');
              timestamp n(3 downto 0) <= counter2;
          end case;
          counter2 <= counter2 + 1;</pre>
        end if;
        counter <= counter + 1;
      end if;
    end if;
  end process PROC NX TIMESTAMP;
     gray_Encoder_1: gray_Encoder
      generic map (
___
        WIDTH => 8
      port map (
___
        CLK_IN => CLK_IN,
        RESET IN => RESET IN,
__
        BINARY_IN => timestamp_n,
__
        GRAY OUT => timestamp q
        );
-- timestamp_g <= timestamp_n;
-- Output Signals
TIMESTAMP OUT <= timestamp n;
 CLK128 OUT <= CLK IN;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter components.all;
entity nx_trigger_generator is
 port (
                           : in std logic;
    CLK IN
                          : in std_logic;
    RESET_IN
                          : in std_logic;
    TRIGGER_BUSY_IN
    EXTERNAL_TRIGGER_OUT
                          : out std_logic;
    INTERNAL_TRIGGER_OUT
                          : out std_logic;
    DATA_IN
                           : in std_logic_vector(43 downto 0);
                          : in std logic;
    DATA CLK IN
    -- Slave bus
    SLV READ IN
                           : in std_logic;
                          : in std_logic;
    SLV WRITE IN
    SLV_DATA_OUT
                          : out std_logic_vector(31 downto 0);
                          : in std_logic_vector(31 downto 0);
    SLV_DATA_IN
                           : in std logic vector(15 downto 0);
    SLV ADDR IN
```

```
Aug 17, 14 0:32
                                     stdin
                                                                 Page 175/253
   SLV_ACK_OUT
                          : out std_logic;
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV UNKNOWN ADDR OUT : out std logic;
   -- Debug Line
   DEBUG OUT
                         : out std logic vector(15 downto 0)
   );
end entity;
architecture Behavioral of nx trigger generator is
 -- Internal Trigger Generator
 signal pulser trigger on
                                 : std logic;
 signal pulser trigger period
                                 : unsigned(27 downto 0);
 signal pulser trigger
                                 : std logic;
 -- Self Trigger Generator
 signal data i f
                                 : std logic vector(43 downto 0);
 signal data i
                                 : std logic vector(43 downto 0);
 signal data_clk_i_f
                                 : std_logic;
 signal data_clk_i
                                 : std logic;
 signal self_trigger_on
                                 : std logic;
 signal self_trigger
                                 : std_logic;
 -- Trigger Outputs
 signal trigger_output_select
                                : std logic; -- 0: Ext 1: Intern
 signal external_trigger_i
                                 : std logic;
 signal external_trigger_o
                                : std_logic;
 signal internal_trigger_o
                                : std logic;
                                 : std logic;
 signal trigger
 type S_STATES is (S_IDLE,
                    S BUSY
                    );
 signal S STATE : S STATES;
                                 : std logic;
 signal external trigger on
 signal external_trigger_ctr
                                : unsigned(4 downto 0);
 signal external trigger busy
                                : std logic;
 signal external trigger
                                 : std logic;
 -- Rate Calculation
 signal self trigger rate t
                                 : unsigned(27 downto 0);
 signal self_trigger_rate
                                 : unsigned(27 downto 0);
                                 : unsigned(27 downto 0);
 signal pulser_trigger_rate_t
                                 : unsigned(27 downto 0);
 signal pulser_trigger_rate
                                 : unsigned(27 downto 0);
 signal trigger_rate
                                 : unsigned(27 downto 0);
 signal trigger_rate_t
 signal rate_timer
                                 : unsigned(27 downto 0);
 -- TRBNet Slave Bus
 signal slv data out o
                                 : std logic vector(31 downto 0);
 signal slv_no_more_data_o
                                : std_logic;
                               : std logic;
 signal slv_unknown_addr_o
                                 : std logic;
 signal slv ack o
 signal pulser_trigger_period_r : unsigned(27 downto 0);
begin
 -- Debug Line
 DEBUG_OUT(0)
                         <= CLK_IN;
                         <= '0';
 DEBUG OUT(1)
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 176/253
DEBUG_OUT(2)
                          <= DATA CLK IN;
DEBUG OUT(3)
                          <= TRIGGER BUSY IN;
                          <= self trigger on;
DEBUG OUT(4)
                          <= self_trigger;
DEBUG_OUT(5)
DEBUG OUT(6)
                          <= pulser trigger on;</pre>
DEBUG OUT(7)
                          <= pulser trigger;
DEBUG OUT(8)
                          <= external trigger busy;
DEBUG OUT(9)
                         <= external trigger;
DEBUG OUT(10)
                         <= internal trigger o;
DEBUG_OUT(11)
                         <= external trigger o;
DEBUG OUT(12)
                         <= trigger output select;
                        <= trigger;
DEBUG OUT(13)
DEBUG OUT(15 downto 14) <= (others => '0');
-- Generate Pulser Trigger
timer_PULSER_TRIGGER: timer
  generic map (
    CTR WIDTH => 28
  port map (
    CLK IN
                   => CLK IN,
               => RESET_IN,
    RESET_IN
    TIMER_START_IN => pulser_trigger_on,
    TIMER END IN => pulser trigger period,
    TIMER_DONE_OUT => pulser_trigger
pulser_trigger_period <= (pulser_trigger_period_r - 1)</pre>
                         when pulser trigger period r > 10
                          else x"0000009";
-- Self Trigger
PROC SELF TRIGGER: process(CLK IN)
  variable frame_bits : std_logic_vector(3 downto 0);
  if( rising_edge(CLK_IN) ) then
    data_i_f <= DATA_IN;</pre>
    data_i
                  <= data i f;
    data_clk_i_f <= DATA_CLK_IN;</pre>
    data_clk_i <= data_clk_i_f;</pre>
    if ( RESET IN = '1' ) then
      self_trigger
                         <= '0';
    else
      frame bits
                      := data i(31) &
                         data_i(23) &
                         data i(15) &
                         data i(7);
       self_trigger
                         <= '0';
      if (self trigger on = '1' and
```

```
stdin
Aug 17, 14 0:32
                                                                Page 177/253
          data_clk_i
                         = '1' and
          frame bits
                         = "1000") then
        self trigger
                         <= '1';
      else
        self_trigger
                         <= '0';
      end if;
    end if;
  end if;
end process PROC SELF TRIGGER;
-- Trigger Output Handler
PROC TRIGGER OUTPUTS: process (CLK IN)
  variable trigger signals : std logic;
begin
  if ( rising edge (CLK IN) ) then
    if( RESET_IN = '1' ) then
      external_trigger_i
                            <= '0';
      internal_trigger_o
                            <= '0';
    else
      trigger_signals
                          := self_trigger or pulser_trigger;
      if (trigger output select = '0') then
        external_trigger_i <= trigger_signals;</pre>
        internal trigger o <= trigger signals;
      end if;
      -- For Rate Counter
      trigger
                             <= external_trigger or internal_trigger_o;</pre>
    end if;
  end if;
end process PROC_TRIGGER_OUTPUTS;
PROC EXTERN TRIGGER OUT: process(CLK IN)
begin
  if ( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
      external trigger ctr <= (others => '0');
      external_trigger_busy <= '0';</pre>
      external trigger
                              <= '0';
      case S_STATE is
        when S IDLE =>
          if (TRIGGER_BUSY_IN = '0' and
              external_trigger_i = '1') then
            external_trigger_ctr <= "10100"; -- 20
            external_trigger <= '1';</pre>
            S_STATE
                                  <= S_BUSY;
          else
            external_trigger_ctr <= (others => '0');
                                  <= S_IDLE;
            S STATE
          end if;
        when S BUSY =>
          if (external_trigger_ctr > 0) then
            external_trigger_ctr <= external_trigger_ctr - 1;</pre>
```

```
stdin
Aug 17, 14 0:32
                                                                Page 178/253
            external_trigger_busy <= '1';
            S STATE
                                  <= S BUSY;
          else
            S STATE
                                  <= S IDLE;
          end if;
      end case;
    end if;
  end if;
end process PROC EXTERN TRIGGER OUT;
-- Goes to CTS
pulse to level EXTERNAL TRIGGER: pulse to level
  generic map (
    NUM CYCLES => 8
  port map (
    CLK IN => CLK IN,
    RESET IN => RESET IN,
    PULSE_IN => external_trigger,
    LEVEL_OUT => external_trigger_o
-- Rate Counter
PROC_CAL_RATES: process (CLK_IN)
  if ( rising_edge(CLK_IN) ) then
    if (RESET_IN = '1') then
                                <= (others => '0');
      self trigger rate t
      self_trigger_rate
                             <= (others => '0');
      pulser_trigger_rate_t <= (others => '0');
      pulser_trigger_rate <= (others => '0');
                             <= (others => '0');
      trigger_rate_t
      trigger rate
                             <= (others => '0');
      rate timer
                               <= (others => '0');
      if (rate timer < x"5f5e100") then
        if (self trigger = '1') then
          self trigger rate t
                                 <= self_trigger_rate_t + 1;</pre>
        end if;
        if (pulser trigger = '1') then
          pulser_trigger_rate_t <= pulser_trigger_rate_t + 1;</pre>
        end if;
        if (trigger = '1') then
          trigger_rate_t
                                 <= trigger_rate_t + 1;</pre>
        end if;
        rate timer
                                 <= rate timer + 1;
      else
        self_trigger_rate_t(27 downto 1) <= (others => '0');
        self_trigger_rate_t(0)
                                           <= '0';
        pulser_trigger_rate_t(27 downto 1) <= (others => '0');
        pulser_trigger_rate_t(0)
                                          <= pulser_trigger;</pre>
        trigger_rate_t(27 downto 1) <= (others => '0');
        trigger_rate_t(0)
                                          <= trigger;
```

```
stdin
Aug 17, 14 0:32
                                                                Page 179/253
        self_trigger_rate
                                           <= self_trigger_rate_t;
        pulser_trigger_rate
                                           <= pulser_trigger_rate_t;</pre>
        trigger rate
                                           <= trigger rate t;
        rate timer
                                           <= (others => '0');
      end if;
    end if;
  end if;
end process PROC CAL RATES;
-- TRBNet Slave Bus
PROC SLAVE BUS: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET IN = '1' ) then
      slv data out o
                                \leq (others => '0');
      slv_no_more_data_o
                               <= '0';
      slv_no_more_data_o <= '0';
slv_unknown_addr_o <= '0';
                               <= '0';
      slv ack o
      trigger_output_select <= '0';</pre>
      self_trigger_on <= '1';
                               <= '0';
      pulser trigger on
      pulser_trigger_period_r <= x"00186a0";</pre>
    else
      slv_unknown_addr_o
                              <= '0';
                              <= '0';
      slv_no_more_data_o
      slv_data_out_o
                              <= (others => '0');
      if (SLV WRITE IN = '1') then
        case SLV_ADDR_IN is
          when x"0000" =>
            self trigger on
                                      <= SLV DATA IN(0);
            slv ack o
                                        <= '1';
          when x"0001" =>
            pulser_trigger_period_r
              unsigned(SLV_DATA_IN(27 downto 0));
            slv ack o
          when others =>
                                      <= '1';
            slv_unknown_addr_o
                                         <= '0';
            slv_ack_o
        end case;
      elsif (SLV_READ_IN = '1') then
        case SLV ADDR IN is
          when x"0000" =>
                                         <= self_trigger_on;
            slv data out o(0)
            slv_data_out_o(1)
                                        <= pulser_trigger_on;</pre>
                                  <= trigger_output_select;
            slv_data_out_o(2)
            slv_data_out_o(31 downto 3) <= (others => '0');
            slv_ack_o
                                         <= '1';
          when x"0001" =>
```

```
stdin
                                                                Page 180/253
 Aug 17, 14 0:32
             slv_data_out_o(27 downto 0)
               std_logic_vector(pulser_trigger_period_r);
             slv data out o(31 downto 28) <= (others => '0');
                                         <= '1';
             slv ack o
           when x"0002" =>
             slv data out o(27 downto 0) <=
               std logic vector(self trigger rate);
             slv_data_out_o(31 downto 28) <= (others => '0');
                                         <= '1';
             slv ack o
           when x"0003" =>
             slv data out o(27 downto 0) <=
               std logic vector(pulser trigger rate);
             slv data out o(31 downto 28) <= (others => '0');
             slv ack o
                                         <= '1';
           when x"0004" =>
             slv_data_out_o(27 downto 0) <=</pre>
               std_logic_vector(trigger_rate);
             slv_data_out_o(31 downto 28) <= (others => '0');
             slv ack o
                                         <= '1';
           when others =>
             slv unknown addr o
                                         <= '1';
             slv_ack_o
                                         <= '0';
         end case;
       else
         slv ack o
                                          <= '0';
       end if;
     end if;
   end if;
 end process PROC SLAVE BUS;
  ______
 -- Output Signals
 -- Trigger Output
 EXTERNAL TRIGGER OUT
                         <= external trigger o;
 INTERNAL_TRIGGER_OUT
                         <= internal_trigger_o;
 -- Slave Bus
 SLV DATA OUT
                         <= slv data out o;
 SLV_NO_MORE_DATA_OUT
                         <= slv no more data o;
                         <= slv_unknown_addr_o;</pre>
 SLV_UNKNOWN_ADDR_OUT
 SLV_ACK_OUT
                         <= slv_ack_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity nx_trigger_handler is
 port (
   CLK IN
                             : in std_logic;
                             : in std_logic;
   RESET_IN
   NX MAIN CLK IN
                             : in std logic;
```

| Aug 17, 14 0:32 | stdin | Page 181/253 |
|---|--|---|
| NXYTER_OFFLINE_IN | : in std_logic; | |
| Input Triggers TIMING_TRIGGER_IN LVL1_TRG_DATA_VALID_IN LVL1_VALID_TIMING_TRG_IN LVL1_VALID_NOTIMING_TRG_IN LVL1_INVALID_TRG_IN | : in std_logic; The raw timing : in std_logic; Data Trigger is : in std_logic; Timin Trigger i : in std_logic; calib trigger w : in std_logic; | Trigger Signal valid s valid /o ref time |
| LVL1_TRG_TYPE_IN LVL1_TRG_NUMBER_IN LVL1_TRG_CODE_IN LVL1_TRG_INFORMATION_IN LVL1_INT_TRG_NUMBER_IN | <pre>: in std_logic_vector(3 downto 0); : in std_logic_vector(15 downto 0); : in std_logic_vector(7 downto 0); : in std_logic_vector(23 downto 0); : in std_logic_vector(15 downto 0)</pre> | ; ; ; |
| Response from FEE FEE_DATA_OUT FEE_DATA_WRITE_OUT FEE_DATA_FINISHED_OUT FEE_TRG_RELEASE_OUT FEE_TRG_STATUSBITS_OUT | <pre>: out std_logic_vector(31 downto 0 : out std_logic; : out std_logic; : out std_logic; : out std_logic_vector(31 downto 0</pre> |);); |
| FEE_DATA_0_IN FEE_DATA_WRITE_0_IN FEE_DATA_1_IN | <pre>: in std_logic_vector(31 downto 0 : in std_logic; : in std_logic_vector(31 downto 0 : in std_logic;</pre> |); |
| Internal FPGA Trigger INTERNAL_TRIGGER_IN | : in std_logic; | |
| Trigger FeedBack TRIGGER_VALIDATE_BUSY_IN TRIGGER_BUSY_0_IN TRIGGER_BUSY_1_IN | : in std_logic; : in std_logic; : in std_logic; | |
| OUT VALID_TRIGGER_OUT TIMESTAMP_TRIGGER_OUT TRIGGER_TIMING_OUT TRIGGER_STATUS_OUT TRIGGER_CALIBRATION_OUT FAST_CLEAR_OUT TRIGGER_BUSY_OUT | <pre>: out std_logic; : out std_logic;</pre> | |
| Pulser NX_TESTPULSE_OUT | : out std_logic; | |
| Slave bus SLV_READ_IN SLV_WRITE_IN SLV_DATA_OUT SLV_DATA_IN SLV_ADDR_IN SLV_ACK_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT | <pre>: in std_logic; : in std_logic; : out std_logic_vector(31 downto 0 : in std_logic_vector(31 downto 0 : in std_logic_vector(15 downto 0 : out std_logic; : out std_logic; : out std_logic;</pre> |););); |
| Debug Line | : out std_logic_vector(15 downto 0 | |

```
stdin
Aug 17, 14 0:32
                                                                   Page 182/253
architecture Behavioral of nx_trigger_handler is
 -- Timing Trigger Handler
 constant NUM FF
                                    : integer := 10;
 signal timing_trigger_ff_p
                                   : std_logic_vector(1 downto 0);
                                   : std logic vector(NUM FF - 1 downto 0);
 signal timing trigger ff
 signal timing trigger 1
                                   : std logic;
 signal timing trigger
                                   : std logic;
                                   : std logic;
 signal timing trigger set
 signal timestamp trigger o
                                   : std logic;
 signal invalid timing trigger n : std logic;
 signal invalid_timing_trigger_ff : std_logic;
 signal invalid_timing_trigger_f : std_logic;
 signal invalid timing trigger
                                   : std logic;
 signal invalid_timing_trigger_ctr : unsigned(15 downto 0);
 signal trigger_busy_ff
                                   : std logic;
 signal trigger_busy_f
                                   : std_logic;
 signal trigger_busy
                                   : std_logic;
 signal fast_clear_ff
                                   : std_logic;
 signal fast_clear_f
                                   : std_logic;
 signal fast_clear
                                   : std logic;
 type TS_STATES is (TS_IDLE,
                    TS_WAIT_VALID_TIMING_TRIGGER,
                    TS_INVALID_TRIGGER,
                    TS_WAIT_TRIGGER_END
                    );
 signal TS_STATE : TS_STATES;
 signal ts wait timer reset
                                   : std logic;
 signal ts_wait_timer_start
                                   : std_logic;
 signal ts_wait_timer_done
                                   : std logic;
 -- Trigger Handler
 signal valid_trigger_o
                                    : std logic;
 signal timing trigger o
                                   : std logic;
 signal status_trigger_o
                                   : std logic;
 signal calibration_trigger_o
                                   : std_logic;
 signal calib_downscale_ctr
                                   : unsigned(15 downto 0);
 signal fast clear o
                                   : std logic;
 signal trigger_busy_o
                                   : std_logic;
 signal fee_data_o
                                   : std_logic_vector(31 downto 0);
                                   : std logic;
 signal fee_data_write_o
                                   : std_logic;
 signal fee_data_finished_o
 signal fee_trg_release_o
                                   : std_logic;
                                   : std_logic_vector(31 downto 0);
 signal fee_trg_statusbits_o
 signal testpulse_trigger
                                   : std_logic;
                                    : std logic;
 signal testpulse enable
 signal timestamp_calib_trigger_c100 : std_logic;
 signal timestamp_calib_trigger_f : std_logic;
 signal timestamp_calib_trigger_o
                                     : std_logic;
 type STATES is (S IDLE,
                 S_IGNORE_TRIGGER,
                 S_STATUS_TRIGGER,
                 S_TIMING_TRIGGER,
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 183/253
                 S_CALIBRATION_TRIGGER,
                 S_WAIT_TRG_DATA_VALID,
                 S WAIT TIMING TRIGGER DONE,
                 S FEE TRIGGER RELEASE,
                 S_WAIT_FEE_TRIGGER_RELEASE_ACK,
                 S INTERNAL TRIGGER,
                 S WAIT TRIGGER VALIDATE ACK,
                 S_WAIT_TRIGGER_VALIDATE_DONE
signal STATE : STATES;
type TRIGGER TYPES is (T UNDEF,
                        T_IGNORE,
                        T TIMING,
                        T STATUS,
                        T CALIBRATION
signal TRIGGER TYPE : TRIGGER TYPES;
-- Testpulse Handler
type T STATES is (T IDLE,
                   T_WAIT_TESTPULE_DELAY,
                   T_SET_TESTPULSE,
                   T WAIT TESTPULE END
signal T_STATE : T_STATES;
signal start_testpulse
                                     : std_logic;
signal testpulse delay
                                     : unsigned(11 downto 0);
signal testpulse_length
                                     : unsigned(11 downto 0);
signal testpulse_o
                                     : std_logic;
signal wait timer reset
                                     : std logic;
signal wait timer start
                                     : std logic;
signal wait timer done
                                     : std logic;
                                     : unsigned(11 downto 0);
signal wait_timer_end
signal internal trigger f
                                     : std logic;
signal internal_trigger
                                     : std_logic;
-- Rate Calculation
signal start_testpulse_ff
                                     : std_logic;
signal start_testpulse_f
                                     : std logic;
signal accepted_trigger_rate_t
                                     : unsigned(27 downto 0);
signal start_testpulse_clk100
                                     : std logic;
signal testpulse_rate_t
                                     : unsigned(27 downto 0);
signal rate_timer
                                     : unsigned(27 downto 0);
-- TRBNet Slave Bus
signal slv_data_out_o
                                     : std_logic_vector(31 downto 0);
signal slv_no_more_data_o
                                     : std_logic;
signal slv_unknown_addr_o
                                     : std logic;
                                     : std_logic;
signal slv_ack_o
signal reg_testpulse_delay
                                     : unsigned(11 downto 0);
signal reg_testpulse_length
                                     : unsigned(11 downto 0);
signal reg_testpulse_enable
                                     : std_logic;
signal accepted trigger rate
                                     : unsigned(27 downto 0);
signal testpulse_rate
                                     : unsigned(27 downto 0);
signal invalid_t_trigger_ctr_clear : std_logic; signal bypass_all_trigger : std_logic;
```

| Aug 17, 14 0:32 | stdin | Page 184/253 |
|--|--|---|
| signal bypass_physics_trigger signal bypass_status_trigger signal bypass_calibration_trigger signal calibration_downscale signal physics_trigger_type signal status_trigger_type signal calibration_trigger_type | : std_logic; : std_logic; | o 0); 3 downto 0); 3 downto 0); 3 downto 0); |
| Reset signal reset_nx_main_clk_in_ff signal reset_nx_main_clk_in_f signal RESET_NX_MAIN_CLK_IN | : std_logic; : std_logic; : std_logic; | |
| attribute syn_keep : boolean; attribute syn_keep of reset_nx_main attribute syn_keep of reset_nx_main | _clk_in_ff : si _clk_in_f : si | gnal is true; gnal is true; |
| attribute syn_keep of trigger_busy_ attribute syn_keep of trigger_busy_ | ff : significant s | gnal is true; gnal is true; |
| attribute syn_keep of fast_clear_ff attribute syn_keep of fast_clear_f | : si | gnal is true; gnal is true; |
| attribute syn_keep of internal_trig | gger_f : sig | gnal is true; gnal is true; |
| attribute syn_keep of start_testpul attribute syn_keep of start_testpul | se_ff : signs | gnal is true; gnal is true; |
| attribute syn_keep of timestamp_cal attribute syn_keep of timestamp_cal | ib_trigger_f : signib_trigger_o : signib_trig_o : signib_trigger_o : signib_trigger_o : signib_trigger_o : signib_trigger_o : s | gnal is true; gnal is true; |
| attribute syn_preserve : boolean; attribute syn_preserve of reset_nx_ attribute syn_preserve of reset_nx_ | main_clk_in_ff : si main_clk_in_f : si | gnal is true; gnal is true; |
| attribute syn_preserve of trigger_b attribute syn_preserve of trigger_b | ousy_ff : signature : signatur | gnal is true; gnal is true; |
| attribute syn_preserve of fast_clea attribute syn_preserve of fast_clea | r_ff : sign.r_f : sign.r_f | gnal is true; gnal is true; |
| attribute syn_preserve of internal_ attribute syn_preserve of internal_ | trigger_f : sigtrigger : sig | gnal is true; gnal is true; |
| attribute syn_preserve of start_tes attribute syn_preserve of start_tes | stpulse_ff : significant stpulse_f : significant stpul | gnal is true; gnal is true; |
| attribute syn_preserve of timestamp attribute syn_preserve of timestamp | _calib_trigger_f : | signal is true; |
| begin | | |
| Debug Line DEBUG_OUT(0) | TRIGGER_IN; timing_trigger; ID_TIMING_TRG_IN; ;_DATA_VALID_IN; uwrite_o; VALIDATE_BUSY_IN; BUSY_0_IN; | |

```
stdin
Aug 17, 14 0:32
                                                                  Page 185/253
DEBUG_OUT(8)
                        <= valid_trigger_o;
DEBUG OUT(9)
                        <= timing_trigger_o;
DEBUG OUT(10)
                        <= fee data finished o;
DEBUG OUT(11)
                        <= fee trg release o;
                        <= trigger_busy_o;
DEBUG_OUT(12)
DEBUG OUT(13)
                        <= timestamp trigger o;
DEBUG OUT(14)
                        <= testpulse trigger;
DEBUG OUT(15)
                        <= testpulse o;
-- Reset Domain Transfer
reset_nx_main_clk_in_ff <= RESET_IN when rising_edge(NX_MAIN_CLK_IN);</pre>
reset nx main clk in f <= reset nx main clk in ff
                           when rising edge(NX MAIN CLK IN);
                          <= reset nx main clk in f
RESET NX MAIN CLK IN
                             when rising edge(NX MAIN CLK IN);
-- Trigger Handler
PROC_TIMING_TRIGGER_HANDLER: process(NX_MAIN_CLK_IN)
  constant pattern : std logic vector(NUM FF - 1 downto 0)
  := (others => '1');
begin
  if( rising_edge(NX_MAIN_CLK_IN) ) then
    timing_trigger_ff_p(1)
                                             <= TIMING_TRIGGER_IN;
    if (RESET_NX_MAIN_CLK_IN = '1') then
                                             <= '0';
      timing trigger ff p(0)
      timing_trigger_ff(NUM_FF - 1 downto 0) <= (others => '0');
      timing_trigger_l
                                             <= '0';
    else
      timing_trigger_ff_p(0)
                                             <= timing_trigger_ff_p(1);
      timing trigger ff(NUM FF - 1)
                                             <= timing trigger ff p(0);
      for I in NUM FF - 2 downto 0 loop
        timing_trigger_ff(I)
                                             <= timing_trigger_ff(I + 1);
      end loop;
      if (timing_trigger_ff = pattern) then
        timing trigger 1
                                             <= '1';
      else
        timing_trigger_l
                                             <= '0';
      end if;
    end if;
  end if:
end process PROC TIMING TRIGGER HANDLER;
level_to_pulse_1: level_to_pulse
  port map (
    CLK IN
             => NX MAIN CLK IN,
    RESET_IN => RESET_NX_MAIN_CLK_IN,
    LEVEL_IN => timing_trigger_1,
    PULSE_OUT => timing_trigger
    );
-- Timer
timer_static_2: timer_static
  generic map (
    CTR WIDTH => 8,
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 186/253
    CTR_END => 32 -- 128ns
  port map (
    CLK IN
                   => NX MAIN CLK IN,
    RESET IN
                  => ts_wait_timer_reset,
    TIMER START IN => ts wait timer start,
    TIMER DONE OUT => ts wait timer done
-- Signal Domain Transfers to NX Clock
trigger busy ff <= trigger busy o
                    when rising edge(NX MAIN CLK IN);
trigger busy f
               <= trigger busy ff
                    when rising_edge(NX_MAIN_CLK_IN);
trigger busy
                 <= trigger busy f
                    when rising edge(NX MAIN CLK IN);
fast clear ff
                 <= fast clear o
                    when rising_edge(NX_MAIN_CLK_IN);
fast_clear_f
                 <= fast_clear_ff
                    when rising edge(NX MAIN CLK IN);
fast clear
                 <= fast_clear_f
                    when rising_edge(NX_MAIN_CLK_IN);
testpulse_enable <= reg_testpulse_enable when rising_edge(NX_MAIN_CLK_IN);
PROC TIMING TRIGGER HANDLER: process(NX MAIN CLK IN)
begin
  if( rising_edge(NX_MAIN_CLK_IN) ) then
    if (RESET NX MAIN CLK IN = '1') then
      invalid_timing_trigger_n <= '1';</pre>
      ts_wait_timer_start <= '0';</pre>
      ts wait timer reset
                              <= '1';
      testpulse_trigger <= '0';
timestamp_trigger_o <= '0';
      TS STATE
                                 <= TS IDLE;
      invalid_timing_trigger_n <= '0';</pre>
      ts_wait_timer_start
                                 <= '0';
      ts wait timer reset
                              <= '0';
      testpulse_trigger
                             <= '0';
      timestamp_trigger_o
                                 <= '0';
      if (fast clear = '1') then
        ts_wait_timer_reset <= '1';
        TS STATE
                                 <= TS IDLE;
      else
        case TS_STATE is
          when TS IDLE =>
            -- Wait for Timing Trigger synced to NX_MAIN_CLK_DOMAIN
            if (timing_trigger = '1') then
              if (trigger busy = '1') then
                -- If busy is set --> Error
                TS STATE
                                        <= TS INVALID TRIGGER;
              else
                if (reg_testpulse_enable = '1') then
                  testpulse_trigger <= '1';
                end if;
                timestamp_trigger_o
                                       <= '1';
                ts_wait_timer_start
                                       <= '1';
                TS STATE
                                        <= TS WAIT VALID TIMING TRIGGER;
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 187/253
               end if;
             else
               TS STATE
                                          <= TS IDLE;
             end if;
           when TS WAIT VALID TIMING TRIGGER =>
             -- Wait and test if CLK IN Trigger Handler does accepted Trigger
             if (trigger busy = '1') then
               -- Trigger has been accepted, stop timer and wait trigger end
               ts wait timer reset
                                         <= '1';
               TS STATE
                                         <= TS_WAIT_TRIGGER_END;
             else
               if (ts wait timer done = '1') then
                 -- Timeout after 128ns --> Invalid Trigger Error
                 TS STATE
                                        <= TS INVALID TRIGGER;
               else
                 TS STATE
                                         <= TS WAIT VALID TIMING TRIGGER;
               end if;
             end if;
           when TS_INVALID_TRIGGER =>
             invalid timing trigger n
                                         <= '1';
            TS STATE
                                         <= TS IDLE;
           when TS WAIT TRIGGER END =>
            if (trigger_busy = '0') then
               TS STATE
                                         <= TS IDLE;
             else
               TS_STATE
                                         <= TS_WAIT_TRIGGER_END;
             end if;
         end case;
       end if;
    end if;
  end if;
end process PROC TIMING TRIGGER HANDLER;
PROC TIMING TRIGGER COUNTER: process(CLK IN)
begin
  if (rising edge (CLK IN)) then
     if (RESET IN = '1') then
       invalid_timing_trigger_ctr
                                     <= (others => '0');
     else
       if (invalid_t_trigger_ctr_clear = '1') then
         invalid_timing_trigger_ctr <= (others => '0');
       elsif (invalid_timing_trigger = '1') then
         invalid_timing_trigger_ctr <= invalid_timing_trigger_ctr + 1;</pre>
       end if;
    end if;
   end if;
end process PROC_TIMING_TRIGGER_COUNTER;
-- Relax Timing
invalid_timing_trigger_ff <= invalid_timing_trigger_n</pre>
                               when rising_edge(NX_MAIN_CLK_IN);
invalid_timing_trigger_f <= invalid_timing_trigger_ff</pre>
                               when rising_edge(NX_MAIN_CLK_IN);
pulse dtrans INVALID TIMING TRIGGER: pulse dtrans
  generic map (
     CLK_RATIO => 4
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 188/253
  port map (
    CLK_A_IN
                => NX_MAIN_CLK_IN,
    RESET A IN => RESET NX MAIN CLK IN,
    PULSE A IN => invalid timing trigger f,
    CLK_B_IN => CLK_IN,
    RESET B IN => RESET IN,
    PULSE B OUT => invalid timing trigger
PROC TRIGGER HANDLER: process(CLK IN)
begin
  if (rising edge (CLK IN) ) then
    if (RESET IN = '1') then
                                   <= '0';
      valid trigger o
      timing_trigger_o
                                   <= '0';
                                   <= '0';
      status trigger o
      calibration_trigger_o
                                   <= '0';
                                   <= '0';
      fee_data_finished_o
      fee_trg_release_o
                                   <= '0';
      fee trg statusbits o
                                  <= (others => '0');
      fast_clear_o
                                  <= '0';
                                  <= '0';
      trigger_busy_o
      timestamp_calib_trigger_c100 <= '0';
      calib_downscale_ctr <= (others => '0');
      TRIGGER TYPE
                                   <= T UNDEF;
      STATE
                                  <= S IDLE;
    else
                                   <= '0';
      valid_trigger_o
      timing trigger o
                                   <= '0';
      status_trigger_o
                                   <= '0';
                                   <= '0';
      calibration_trigger_o
      fee data finished o
                                   <= '0';
                                   <= '0';
      fee_trg_release_o
      fee_trg_statusbits_o
                                   <= (others => '0');
      fast clear o
                                   <= '0';
      trigger busy o
                                   <= '1';
      timestamp_calib_trigger_c100 <= '0';
      if (LVL1_INVALID_TRG_IN = '1') then
        -- There was no valid Timing Trigger at CTS, do a fast clear
                                  <= '1';
        fast clear o
        fee_trg_release_o
                                   <= '1';
        STATE
                                   <= S IDLE;
      else
        case STATE is
          when S_IDLE =>
            if (LVL1_VALID_TIMING_TRG_IN = '1') then
              -- Timing Trigger IN
              if (NXYTER_OFFLINE_IN
                                            = '1' or
                  bypass_all_trigger
                                            = '1') then
                -- Ignore Trigger for nxyter is or pretends to be offline
                TRIGGER TYPE
                                                <= T IGNORE;
                STATE
                                                 <= S IGNORE TRIGGER;
              else
                -- Check Trigger Type
                if (LVL1_TRG_TYPE_IN = physics_trigger_type) then
```

| Aug 17, 14 0:32 | stdin | Page 189/253 |
|-----------------|---|--|
| | STATE <= S_ else TRIGGER_TYPE <= T_' STATE <= S_' end if; else Unknown Timing Trigger, ignore TRIGGER_TYPE <= T_IG | IGNORE; IGNORE_TRIGGER; TIMING; TIMING_TRIGGER; |
| if | f (LVL1_VALID_NOTIMING_TRG_IN = '1') the No Timing Trigger IN (NXYTER_OFFLINE_IN = '1' or bypass_all_trigger = '1') the Ligner Trigger for purtor is an area. | en |
| el | | IGNORE; IGNORE_TRIGGER; gger_type) then |
| | STATE <= S_ else if (calib_downscale_ctr >= calibra timestamp_calib_trigger_c100 <= calib_downscale_ctr <= : TRIGGER_TYPE <= ' STATE <= : | |
| | <pre>end if; end if;</pre> | S_IGNORE_TRIGGER; |
| | | |
| | status_trigger_o <= TRIGGER_TYPE <= ' | '1'; T_STATUS; S_STATUS_TRIGGER; |
| | Some other Trigger, ignore it TRIGGER_TYPE <= ' | T_IGNORE; S_IGNORE_TRIGGER; |

```
stdin
Aug 17, 14 0:32
                                                                    Page 190/253
             else
               -- No Trigger IN, Nothing to do, Sleep Well
                                     <= '0';
               trigger busy o
                                     <= T_UNDEF;
              TRIGGER_TYPE
                                     <= S IDLE;
              STATE
             end if;
           when S_TIMING_TRIGGER =>
                                      <= '1';
             valid trigger o
             timing_trigger_o
                                      <= '1';
             STATE
                                      <= S WAIT TRG DATA VALID;
           when S_CALIBRATION_TRIGGER =>
             calibration trigger o <= '1';
                                     <= '1';
             valid trigger o
             timing_trigger_o
                                     <= '1';
             STATE
                                     <= S WAIT TRG DATA VALID;
           when S_WAIT_TRG_DATA_VALID | S_STATUS_TRIGGER | S_IGNORE_TRIGGER =>
             if (LVL1_TRG_DATA_VALID_IN = '0') then
               STATE
                                     <= S WAIT TRG DATA VALID;
             else
              STATE
                                     <= S_WAIT_TIMING_TRIGGER_DONE;
             end if;
           when S_WAIT_TIMING_TRIGGER_DONE =>
             if (((TRIGGER_TYPE = T_TIMING or
                   TRIGGER_TYPE = T_CALIBRATION)
                  and TRIGGER_BUSY_0_IN = '1')
                 (TRIGGER_TYPE = T_STATUS and
                  TRIGGER_BUSY_1_IN = '1')
                 ) then
               STATE
                                      <= S_WAIT_TIMING_TRIGGER_DONE;
             else
               fee_data_finished_o <= '1';</pre>
               STATE
                                      <= S_FEE_TRIGGER_RELEASE;</pre>
             end if;
           when S_FEE_TRIGGER_RELEASE =>
             fee_trg_release_o
             STATE
                                      <= S_WAIT_FEE_TRIGGER_RELEASE_ACK;</pre>
           when S_WAIT_FEE_TRIGGER_RELEASE_ACK =>
             if (LVL1_TRG_DATA_VALID_IN = '1') then
              STATE
                                     <= S_WAIT_FEE_TRIGGER_RELEASE_ACK;</pre>
             else
               STATE
                                     <= S IDLE;
             end if;
             -- Internal Trigger Handler
           when S_INTERNAL_TRIGGER =>
             valid_trigger_o
                                     <= '1';
             STATE
                                      <= S_WAIT_TRIGGER_VALIDATE_ACK;
           when S_WAIT_TRIGGER_VALIDATE_ACK =>
             if (TRIGGER_VALIDATE_BUSY_IN = '0') then
               STATE
                                      <= S WAIT TRIGGER VALIDATE ACK;
             else
               STATE
                                      <= S_WAIT_TRIGGER_VALIDATE_DONE;
             end if;
```

```
stdin
Aug 17, 14 0:32
                                                                     Page 191/253
           when S_WAIT_TRIGGER_VALIDATE_DONE =>
             if (TRIGGER VALIDATE BUSY IN = '1') then
                                      <= S WAIT TRIGGER VALIDATE DONE;
               STATE
             else
               STATE
                                      <= S IDLE;
             end if;
         end case;
       end if;
     end if;
  end if;
end process PROC TRIGGER HANDLER;
PROC EVENT DATA MULTIPLEXER: process(TRIGGER TYPE)
begin
  case TRIGGER TYPE is
     when T UNDEF | T IGNORE =>
      fee data o
                                     \leq (others => '0');
                                     <= '0';
       fee_data_write_o
     when T TIMING | T CALIBRATION =>
      fee data o
                                     <= FEE_DATA_0_IN;</pre>
       fee_data_write_o
                                     <= FEE_DATA_WRITE_0_IN;</pre>
     when T_STATUS =>
       fee data o
                                     <= FEE DATA 1 IN;
       fee data write o
                                     <= FEE DATA WRITE 1 IN;
  end case;
end process PROC EVENT DATA MULTIPLEXER;
timer_1: timer
  generic map (
     CTR WIDTH => 12
  port map (
     CLK IN
                    => NX MAIN CLK IN,
     RESET IN
                    => wait timer reset,
     TIMER START IN => wait timer start,
     TIMER END IN => wait timer end,
     TIMER_DONE_OUT => wait_timer_done
     );
testpulse delay
                     <= req_testpulse_delay when rising_edge(NX_MAIN_CLK_IN);</pre>
testpulse length
                     <= reg_testpulse_length when rising_edge(NX_MAIN_CLK_IN);</pre>
internal_trigger_f <= INTERNAL_TRIGGER_IN or</pre>
                        calibration_trigger_o when rising_edge(NX_MAIN_CLK_IN);
                     <= internal_trigger_f when rising_edge(NX_MAIN_CLK_IN);</pre>
internal_trigger
start_testpulse
                     <= testpulse_trigger or
                        internal trigger;
PROC_TESTPULSE_HANDLER: process (NX_MAIN_CLK_IN)
begin
  if ( rising_edge(NX_MAIN_CLK_IN) ) then
     if (RESET_NX_MAIN_CLK_IN = '1') then
                           -
<= '0';
       wait timer start
                            <= '1';
       wait_timer_reset
                            <= '0';
       testpulse_o
       T STATE
                            <= T IDLE;
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 192/253
     else
                             <= '0';
       wait_timer_start
                            <= '0';
       wait timer reset
       testpulse o
                            <= '0';
       if (fast clear = '1') then
         wait timer reset <= '1';</pre>
         T STATE
                            <= T IDLE;
       else
         case T STATE is
           when T IDLE =>
             if (start testpulse = '1') then
               if (reg testpulse delay > 0) then
                 wait timer end <= testpulse delay;</pre>
                 wait timer start <= '1';
                 T STATE
                                   <= T WAIT TESTPULE DELAY;
               else
                 T STATE
                                   <= T SET TESTPULSE;
               end if;
             else
               T STATE
                                   <= T IDLE;
             end if;
           when T WAIT TESTPULE DELAY =>
             if (wait_timer_done = '0') then
               T STATE
                                   <= T_WAIT_TESTPULE_DELAY;
             else
               T_STATE
                                   <= T_SET_TESTPULSE;
             end if;
           when T SET TESTPULSE =>
                                    <= '1';
             testpulse_o
             wait timer end
                                    <= testpulse length;
             wait_timer_start
                                   <= '1';
             T STATE
                                    <= T WAIT TESTPULE END;
           when T WAIT TESTPULE END =>
             if (wait_timer_done = '0') then
                                   <= '1';
               testpulse o
               T STATE
                                   <= T_WAIT_TESTPULE_END;
             else
               T STATE
                                    <= T IDLE;
             end if;
         end case;
       end if;
     end if;
   end if;
 end process PROC_TESTPULSE_HANDLER;
-- Relax Timing
 start_testpulse_ff <= start_testpulse
                                          when rising edge(NX MAIN CLK IN);
 start_testpulse_f <= start_testpulse_ff when rising_edge(NX_MAIN_CLK_IN);</pre>
 pulse_dtrans_TESTPULSE_RATE: pulse_dtrans
   generic map (
     CLK_RATIO => 4
   port map (
     CLK_A_IN
                 => NX_MAIN_CLK_IN,
     RESET A IN => RESET NX MAIN CLK IN,
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 193/253
     PULSE_A_IN => start_testpulse_f,
     CLK_B_IN => CLK_IN,
     RESET B IN => RESET IN,
     PULSE B OUT => start testpulse clk100
 PROC CAL RATES: process (CLK IN)
 begin
   if ( rising edge (CLK IN) ) then
     if (RESET IN = '1') then
       accepted_trigger_rate_t
                                   <= (others => '0');
       accepted_trigger_rate <= (others => '0');
       testpulse_rate_t
                                  \leq (others => '0');
       testpulse_rate
                                  <= (others => '0');
       rate timer
                                  \leq (others => '0');
     else
       if (rate timer < x"5f5e100") then
         if (timing trigger o = '1') then
           accepted_trigger_rate_t
                                              <= accepted_trigger_rate_t + 1;</pre>
         end if;
         if (start testpulse clk100 = '1') then
           testpulse_rate_t
                                              <= testpulse_rate_t + 1;</pre>
         end if;
         rate timer
                                              <= rate timer + 1;
       else
         rate timer
                                              <= (others => '0');
         accepted_trigger_rate
                                              <= accepted_trigger_rate_t;</pre>
         testpulse_rate
                                              <= testpulse_rate_t;</pre>
                                              <= (others => '0');
         accepted trigger rate t
         testpulse_rate_t
                                              <= (others => '0');
       end if;
     end if;
   end if;
 end process PROC CAL RATES;
-- TRBNet Slave Bus
 PROC_SLAVE_BUS: process(CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
     if (RESET IN = '1') then
                                      <= (others => '0');
       slv_data_out_o
                                      <= '0';
       slv_no_more_data_o
       slv_unknown_addr_o
                                      <= '0';
                                      <= '0';
       slv_ack_o
       reg_testpulse_delay
                                      <= (others => '0');
       reg_testpulse_length
                                    <= x"064";
       reg_testpulse_enable
                                     <= '0';
       invalid_t_trigger_ctr_clear <= '1';</pre>
                                      <= '0';
       bypass_all_trigger
                                      <= '0';
       bypass_physics_trigger
                                      <= '1';
       bypass_status_trigger
       bypass_calibration_trigger <= '1';</pre>
       calibration_downscale
                                      <= x"0001";
       physics trigger type
                                      <= x"1";
       calibration_trigger_type
                                      <= x"9";
                                      <= x"e";
       status_trigger_type
     else
```

| Aug 17, 14 0:32 | stdin | Page 194/253 |
|---|---|------------------|
| slv_unknown_addr_o slv_no_more_data_o slv_data_out_o slv_ack_o invalid_t_trigger_o | <pre><= '0'; <= '0'; <= (others => '0'); <= '0';</pre> | 1 ago 10 1/200 |
| <pre>if (SLV_WRITE_IN = case SLV_ADDR_IN when x"0000" => reg_testpulse slv_ack_o</pre> | is | ; |
| when x"0001" => reg_testpulse unsigned(SI slv_ack_o | | |
| when x"0002" => reg_testpulse unsigned(SI slv_ack_o | | |
| when x"0003" => invalid_t_tri slv_ack_o | > igger_ctr_clear <= '1'; <= '1'; | |
| when x"0006" => bypass_physic bypass_status bypass_calibr bypass_all_tr slv_ack_o | cs_trigger <= SLV_DATA_IN(0) s_trigger <= SLV_DATA_IN(1) ration_trigger <= SLV_DATA_IN(2) rigger <= SLV_DATA_IN(3) <= '1'; | ; ; ; ; |
| calibration | <pre>(SLV_DATA_IN(15 downto 0)) > x"0000 n_downscale <= (SLV_DATA_IN(15 downto 0));</pre> | O") then |
| when x"0008" => physics_trigg slv_ack_o | | downto 0); |
| when x"0009" => status_trigge slv_ack_o | | downto 0); |
| when x"000a" => calibration_t slv_ack_o | <pre>trigger_type <= SLV_DATA_IN(3 of the control o</pre> | downto 0); |
| when others => slv_unknown_a | addr_o <= '1'; | |
| end case; | | |
| elsif (SLV_READ_IN case SLV_ADDR_IN | | |
| when x"0000" => slv_data_out_ | | enable; |

```
stdin
Aug 17, 14 0:32
                                                                   Page 195/253
             slv_data_out_o(31 downto 1) <= (others => '0');
                                          <= '1';
             slv ack o
           when x"0001" =>
             slv_data_out_o(11 downto 0) <=</pre>
               std logic vector(reg testpulse delay);
             slv data out o(31 downto 12) <= (others => '0');
             slv ack o
                                          <= '1';
           when x"0002" =>
             slv data out o(11 downto 0) <=
               std logic vector(reg testpulse length);
             slv data out o(31 downto 12) <= (others => '0');
             slv ack o
                                          <= '1';
           when x"0003" =>
             slv data out o(15 downto 0) <=
               std logic vector(invalid timing trigger ctr);
             slv_data_out_o(31 downto 26) <= (others => '0');
             slv_ack_o
           when x"0004" =>
             slv_data_out_o(27 downto 0) <=
               std_logic_vector(accepted_trigger_rate);
             slv_data_out_o(31 downto 28) <= (others => '0');
                                          <= '1';
             slv_ack_o
           when x"0005" =>
             slv_data_out_o(27 downto 0) <=
               std_logic_vector(testpulse_rate);
             slv data out o(31 downto 28) <= (others => '0');
             slv_ack_o
                                          <= '1';
           when x"0006" =>
             slv_data_out_o(0)
                                          <= bypass_physics_trigger;</pre>
             slv data out o(1)
                                          <= bypass status trigger;
             slv data out o(2)
                                          <= bypass calibration trigger;
             slv data out o(3)
                                          <= bypass all trigger;</pre>
             slv_data_out_o(31 downto 4) <= (others => '0');
             slv ack o
                                          <= '1';
           when x"0007" =>
             slv data out o(15 downto 0) <= calibration downscale;
             slv data out o(31 downto 16) <= (others => '0');
             slv_ack_o
                                          <= '1':
           when x"0008" =>
             slv_data_out_o(3 downto 0) <= physics_trigger_type;</pre>
             slv_data_out_o(31 downto 4) <= (others => '0');
                                          <= '1';
             slv_ack_o
           when x"0009" =>
             slv data out o(3 downto 0)
                                          <= status trigger type;
             slv_data_out_o(31 downto 4) <= (others => '0');
                                          <= '1';
             slv ack o
           when x"000a" =>
             slv_data_out_o(3 downto 0) <= calibration_trigger_type;</pre>
             slv_data_out_o(31 downto 4) <= (others => '0');
             slv_ack_o
                                          <= '1';
           when others =>
```

```
stdin
 Aug 17, 14 0:32
                                                                     Page 196/253
              slv_unknown_addr_o
                                           <= '1';
          end case;
        end if;
      end if;
    end if;
  end process PROC SLAVE BUS;
-- Output Signals
  timestamp calib trigger f <= timestamp calib trigger c100
                                when rising edge(NX MAIN CLK IN);
  timestamp_calib_trigger_o <= timestamp_calib_trigger_f</pre>
                                when rising edge(NX MAIN CLK IN);
-- Trigger Output
 VALID TRIGGER OUT
                            <= valid trigger o;
 TIMESTAMP_TRIGGER_OUT
                            <= timestamp trigger o or timestamp calib trigger o;
  TRIGGER_TIMING_OUT
                            <= timing_trigger_o;
 TRIGGER_STATUS_OUT
                            <= status_trigger_o;
  TRIGGER CALIBRATION OUT
                            <= calibration trigger o;
  FAST_CLEAR_OUT
                            <= fast_clear_o;
  TRIGGER BUSY OUT
                            <= trigger busy o;
  FEE_DATA_OUT
                            <= fee_data_o;
  FEE DATA WRITE OUT
                            <= fee_data_write_o;
                            <= fee_data_finished_o;
  FEE DATA FINISHED OUT
  FEE_TRG_RELEASE_OUT
                            <= fee_trg_release_o;
                            <= fee_trg_statusbits_o;
 FEE_TRG_STATUSBITS_OUT
 NX_TESTPULSE_OUT
                            <= testpulse_o;
-- Slave Bus
 SLV DATA OUT
                            <= slv data out o;
  SLV NO MORE DATA OUT
                            <= slv no more data o;
  SLV UNKNOWN ADDR OUT
                            <= slv unknown addr o;
 SLV ACK OUT
                            <= slv ack o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity nx_trigger_validate is
 generic (
    BOARD ID
                           : std logic vector(1 downto 0) := "11";
    VERSION NUMBER
                           : std_logic_vector(3 downto 0) := x"1"
    );
 port (
    CLK_IN
                           : in std_logic;
    RESET IN
                           : in std_logic;
    -- Inputs
                           : in std_logic;
    DATA_CLK_IN
    TIMESTAMP IN
                           : in std logic vector(13 downto 0);
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 197/253
   CHANNEL_IN
                          : in std_logic_vector(6 downto 0);
   TIMESTAMP_STATUS_IN
                          : in std logic_vector(2 downto 0); -- 2: Parity Err
                          : in std logic vector(11 downto 0); -- 1: Pileup
   ADC DATA IN
                                                               -- 0: Ovfl
   NX TOKEN RETURN IN
                          : in std logic;
                          : in std_logic;
   NX_NOMORE_DATA_IN
   TRIGGER IN
                          : in std logic;
   TRIGGER CALIBRATION IN : in std logic;
   TRIGGER_BUSY_IN
                          : in std logic;
                          : in std logic;
   FAST CLEAR IN
   TRIGGER BUSY OUT
                          : out std logic;
   TIMESTAMP FPGA IN
                          : in unsigned(11 downto 0);
   DATA FIFO DELAY OUT
                          : out std logic vector(7 downto 0);
   -- Event Buffer I/O
                          : out std logic vector(31 downto 0);
   DATA OUT
   DATA CLK OUT
                          : out std logic;
   NOMORE DATA OUT
                          : out std logic;
   EVT BUFFER CLEAR OUT
                          : out std logic;
   EVT_BUFFER_FULL_IN
                          : in std_logic;
   -- Histogram
   HISTOGRAM_RESET_OUT
                          : out std_logic;
   HISTOGRAM_FILL_OUT
                          : out std_logic;
                          : out std logic vector(6 downto 0);
   HISTOGRAM BIN OUT
   HISTOGRAM_ADC_OUT
                          : out std_logic_vector(11 downto 0);
                          : out std logic vector(8 downto 0);
   HISTOGRAM TS OUT
   HISTOGRAM PILEUP OUT : out std logic;
   HISTOGRAM_OVERFLOW_OUT : out std_logic;
   -- Slave bus
   SLV READ IN
                          : in std logic;
   SLV_WRITE_IN
                          : in std_logic;
   SLV_DATA_OUT
                          : out std logic vector(31 downto 0);
                          : in std_logic_vector(31 downto 0);
   SLV_DATA_IN
   SLV ADDR IN
                          : in std logic vector(15 downto 0);
   SLV ACK OUT
                          : out std logic;
   SLV NO MORE DATA OUT
                          : out std logic;
   SLV_UNKNOWN_ADDR_OUT
                         : out std_logic;
                          : out std_logic_vector(15 downto 0)
   DEBUG OUT
   );
end entity;
architecture Behavioral of nx_trigger_validate is
 constant S_PARITY
                              : integer := 2;
                              : integer := 1;
 constant S PILEUP
 constant S_OVFL
                              : integer := 0;
 -- Process Channel_Status
 signal channel index
                              : std logic vector(6 downto 0);
 signal channel_wait
                              : std_logic_vector(127 downto 0);
 signal channel done
                              : std_logic_vector(127 downto 0);
 signal channel hit
                              : std_logic_vector(127 downto 0);
 signal channel_all_done
                              : std_logic;
 signal channel done r
                              : std logic vector(127 downto 0);
 signal channel_wait_r
                              : std_logic_vector(127 downto 0);
 signal channel_hit_r
                              : std_logic_vector(127 downto 0);
 signal channel all done r
                              : std logic;
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 198/253
signal token_update
                              : std logic;
 -- Channel Status Commands
 type CS_CMDS is (CS_RESET,
                  CS_CLEAR_WAIT,
                 CS TOKEN UPDATE,
                 CS SET WAIT,
                  CS SET HIT.
                  CS SET DONE,
                  CS NONE
signal channel status cmd
                              : CS CMDS;
-- Process Calculate Trigger Window
signal fifo delay time
                              : unsigned(11 downto 0);
-- Process Timestamp
signal d data o
                              : std logic vector(31 downto 0);
signal d_data_clk_o
                              : std logic;
signal out_of_window_l
                              : std_logic;
signal out_of_window_h
                              : std logic;
signal window hit
                              : std logic;
signal out_of_window_error
                             : std_logic;
signal ch_status_cmd_pr
                              : CS CMDS;
-- Window Status Counter
                             : unsigned(15 downto 0);
signal out of window 1 ctr
signal window hit ctr
                              : unsigned(15 downto 0);
signal out_of_window_h_ctr : unsigned(15 downto 0);
signal out_of_window_l_ctr_r : unsigned(15 downto 0);
signal window hit ctr r
                              : unsigned(15 downto 0);
signal out_of_window_h_ctr_r : unsigned(15 downto 0);
signal validation_busy
                              : std_logic_vector(1 downto 0);
-- Rate Calculations
signal data rate ctr nr
                              : unsigned(31 downto 0);
signal data rate ctr
                              : unsigned(27 downto 0);
signal data rate
                              : unsigned(27 downto 0);
signal rate_timer_ctr
                              : unsigned(27 downto 0);
-- Self Trigger Mode
signal self_trigger_mode
                              : std_logic;
-- Process Trigger Handler
signal store_to_fifo
                              : std logic;
                              : std logic;
signal trigger_busy_o
                              : std_logic;
signal nomore data o
                              : std_logic;
signal wait_timer_start
signal wait_timer_start_ns : std_logic;
                              : unsigned(19 downto 0);
signal wait_timer_init_ns
signal token_return_last
                              : std logic;
signal token_return_first
                              : std_logic;
signal ch status cmd tr
                              : CS CMDS;
signal wait_for_data_time_r : std_logic_vector(19 downto 0);
signal min_validation_time_r : std_logic_vector(19 downto 0);
signal skip_wait_for_data
                             : std logic;
signal trigger_calibration
                            : std_logic;
type STATES is (S TEST SELF TRIGGER,
                 S IDLE,
                 S_TRIGGER,
                 S WAIT DATA,
```

```
stdin
Aug 17, 14 0:32
                                                                Page 199/253
                S_WRITE_HEADER,
                S PROCESS START,
                S WAIT PROCESS END,
                S WRITE TRAILER,
                S_SET_NOMORE_DATA
                );
signal STATE : STATES;
                            : std logic vector(31 downto 0);
signal t data o
signal t_data_clk_o : std_logic;
signal busy_time_ctr : unsigned(11 downto 0);
signal wait timer reset all : std logic;
signal min val time expired : std logic;
signal event counter : unsigned(9 downto 0);
signal out of window error ctr : unsigned(15 downto 0);
signal readout mode
                            : std logic vector(3 downto 0);
signal timestamp fpga ff
                            : unsigned(11 downto 0);
signal timestamp_fpga_f
                            : unsigned(11 downto 0);
signal timestamp_fpga
                            : unsigned(11 downto 0);
signal timestamp_ref
                            : unsigned(11 downto 0);
signal busy time ctr last : unsigned(11 downto 0);
signal evt_buffer_clear_o : std_logic;
-- Timers
signal timer_reset
                      : std_logic;
signal wait_timer_done
                            : std logic;
signal wait timer done ns : std logic;
-- Histogram
signal histogram fill o : std logic;
signal histogram_bin_o : std_logic_vector(6 downto 0);
signal histogram_adc_o : std_logic_vector(11 downto 0);
signal histogram ts o
                         : std logic vector(8 downto 0);
signal histogram pileup o : std logic;
signal histogram ovfl o
                            : std logic;
signal histogram ts range
                           : std logic vector(2 downto 0);
-- Data FIFO Delay
signal data fifo delay o
                            : unsigned(7 downto 0);
-- Output
                         : std logic;
signal data clk o
signal data_o
                          : std_logic_vector(31 downto 0);
-- Slave Bus
signal slv_data_out_o : std_logic_vector(31 downto 0);
signal slv_no_more_data_o : std_logic;
signal slv_unknown_addr_o : std_logic;
signal slv_ack_o
                            : std logic;
signal readout mode r
                          : std logic vector(3 downto 0);
signal out_of_window_error_ctr_clear : std_logic;
signal histogram_trig_filter : std_logic;
signal histogram_limits : std_logic;
signal histogram lower limit : unsigned(13 downto 0);
signal histogram_upper_limit : unsigned(13 downto 0);
signal reset_hists : std_logic; signal reset_hists_o : std_logic;
```

```
stdin
 Aug 17, 14 0:32
                                                                             Page 200/253
  -- Timestamp Trigger Window Settings
  signal nxyter_cv_time
                                      : unsigned(11 downto 0);
 signal cts trigger delay
                                      : unsigned(11 downto 0);
 signal trigger_calibration_delay : unsigned(11 downto 0);
 signal ts window offset : signed(11 downto 0);
 signal ts_window_width
signal readout_time_max
                                      : unsigned(9 downto 0);
                                      : unsigned(11 downto 0);
 signal fpga timestamp offset : unsigned(11 downto 0);
                                      : std logic_vector(1 downto 0);
  signal state d
  attribute syn keep : boolean;
 attribute syn keep of timestamp fpga ff : signal is true;
 attribute syn_keep of timestamp_fpga_f
                                                  : signal is true;
 attribute syn preserve : boolean;
 attribute syn_preserve of timestamp_fpga_ff : signal is true;
 attribute syn_preserve of timestamp_fpga_f : signal is true;
begin
  -- Debug Line
                       <= CLK_IN;
<= TRIGGER_IN;
<= trigger_busy_o;
<= DATA_CLK_IN;
<= out_of_window_l;
<= out_of_window_h;
<= NX_TOKEN_RETURN_I
<= NX_NOMORE_DATA_IN
<= channel_all_done;
<= store_to_fifo;
<= data_clk_o;
<= out_of_window_err
<= TIMESTAMP_STATUS_
<= min_val_time_expi
<= token_update;
<= nomore_data_o;</pre>
 DEBUG_OUT(0)
                          <= CLK IN;
 DEBUG OUT(1)
 DEBUG_OUT(2)
 DEBUG_OUT(3)
 DEBUG_OUT(4)
 DEBUG OUT(5)
 DEBUG OUT(6)
                           <= NX_TOKEN_RETURN_IN;</pre>
 DEBUG_OUT(7)
                           <= NX_NOMORE_DATA_IN;
                           <= channel all done;
 DEBUG OUT(8)
 DEBUG_OUT(9)
 DEBUG OUT(10)
 DEBUG OUT(11)
                            <= out of window error; -- or EVT BUFFER FULL IN;
 DEBUG OUT(12)
                            <= TIMESTAMP_STATUS_IN(S_PARITY);</pre>
 DEBUG OUT(13)
                            <= min val time expired;</pre>
 DEBUG OUT(14)
 DEBUG OUT(15)
                            <= nomore data o;
  -- Timer
 timer 1: timer
    generic map(
      CTR WIDTH => 12
    port map (
      CLK IN
                      => CLK IN,
                   => timer_reset,
      RESET IN
      TIMER_START_IN => wait_timer_start,
      TIMER_END_IN => readout_time_max,
      TIMER DONE OUT => wait timer done
      );
  timer 2: timer
    generic map(
      CTR_WIDTH => 20,
      STEP SIZE => 10
    port map (
      CLK IN
                       => CLK IN,
```

```
stdin
Aug 17, 14 0:32
                                                            Page 201/253
    RESET IN
                 => timer_reset,
    TIMER_START_IN => wait_timer_start_ns,
    TIMER END IN => wait timer init ns,
    TIMER DONE OUT => wait timer done ns
timer reset <= RESET IN or wait timer reset all;
-- Filter only valid events
-
PROC FILTER TIMESTAMPS: process (CLK IN)
  variable cts_trigger_delay_tmp : unsigned(11 downto 0);
  variable ts_window_offset_unsigned : unsigned(11 downto 0);
  variable window_upper_thr
                                 : unsigned(11 downto 0);
  variable window_upper_thr : unsigned(11 downto 0);
variable ts_window_check_value : unsigned(11 downto 0);
  begin
  if( rising_edge(CLK_IN) ) then
    if (RESET_IN = '1') then
      d data_o
                <= (others => '0');
     <= '0';
      window_hit
      out_of_window_error <= '0';</pre>
      fifo_delay_time <= (others => '0');
      out_of_window_error_ctr <= (others => '0');
     histogram_fill_o <= '0';
histogram_bin_o <= (others => '0');
histogram_adc_o <= (others => '0');
histogram_ts_o <= (others => '0');
histogram_pileup_o
histogram_ovfl_o <= '0';
      histogram_ovfl_o
                          <= '0';
      d data o
                           \leq (others => '0');
     d_data_clk_o
                          <= '0';
      out of window 1
                          <= '0';
      out_of_window_h
                          <= '0';
      window hit
                           <= '0';
      out_of_window_error <= '0';</pre>
      fifo_delay_time <= (others => '0');
ch_status_cmd_pr <= CS_NONE;
     -- Calculate Thresholds and values for FIFO Delay
      cts_trigger_delay_tmp := cts_trigger_delay;
```

```
stdin
Aug 17, 14 0:32
                                                           Page 202/253
      if (ts_window_offset(11) = '1') then
       -- Offset is negative
       ts window offset unsigned :=
         (unsigned(ts window offset) xor x"fff") + 1;
       window_lower_thr
                          :=
         cts trigger delay tmp + ts window offset unsigned;
        -- Offset is positive
       window lower thr
         cts trigger delay tmp - unsigned(ts window offset);
      end if:
      -- Calculate FIFO Delay
      if (window lower thr(11) = '0') then
       fifo delay time <= window lower thr; -- unit is 4ns
      else
       fifo delay time <= (others => '0');
      end if;
      -- Final lower Threshold value relative to TS Reference TS
      window_lower_thr := timestamp_fpga - window_lower_thr;
      window upper thr
                           :=
       window_lower_thr + resize(ts_window_width, 12);
      ts window check value :=
       unsigned(TIMESTAMP_IN(13 downto 2)) - window_lower_thr;
      -- Timestamp to be stored
      deltaTStore(13 downto 2) := ts_window_check_value;
      deltaTStore( 1 downto 0) := unsigned(TIMESTAMP_IN(1 downto 0));
      ______
      -- Validate incoming Data
      if (DATA_CLK_IN = '1') then
       if (store to fifo = '1' and EVT BUFFER FULL IN = '0') then
         store data
                                      := '0';
         -- TS Window Check
         if (ts window check value(11) = '1') then
           -- TS below Window: Set WAIT Bit in LUT and discard Data
           channel_index <= CHANNEL_IN;</pre>
           ch_status_cmd_pr <= CS_SET_WAIT;
out_of_window_1 <= '1';
                                      := '0';
           store_data
         elsif (ts_window_check_value > ts_window_width) then
           -- TS above Window: Set DONE Bit in LUT and discard Data
           out_of_window_h
           store_data
                                      := '0';
         elsif ((ts_window_check_value >= 0) and
                (ts_window_check_value <= ts_window_width)) then
           -- TS in between Window: Set WAIT Bit in LUT and Take Data
           <= '1';
           window_hit
           store data
                                      := '1';
         else
           -- TS Window Error condition, do nothing
           out of window error
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 203/253
             store_data
                                            := '0';
            if (out_of_window_error_ctr_clear = '0') then
               out of window error ctr
                                            <= out of window error ctr + 1;
             end if;
           end if;
           -- TS Window Disabled, always store data
           if (readout mode(2) = '1' or
               self trigger mode = '1') then
             store data
           end if;
           if (store data = '1') then
             case readout mode(1 downto 0) is
               when "00" =>
                 -- Default Mode
                if (TIMESTAMP_STATUS_IN(S_PARITY) = '0') then
                   d_data_o(10 downto 0)
                                              <= deltaTStore(10 downto 0);
                   d_data_o(22 downto 11)
                                              <= ADC_DATA_IN;
                   d data o(23)
                                              <= TIMESTAMP_STATUS_IN(S_OVFL);
                   d_data_o(24)
                                              <= TIMESTAMP_STATUS_IN(S_PILEUP);
                   d_data_o(31 downto 25)
                                              <= CHANNEL_IN;
                   d data clk o
                                              <= '1';
                 end if;
               when "01" =>
                 -- Extended Timestamp Mode 12Bit
                if (TIMESTAMP_STATUS_IN(S_PARITY) = '0') then
                   d data o(11 downto 0)
                                              <= deltaTStore(11 downto 0);
                   d_data_o(22 downto 12)
                                              <= ADC_DATA_IN(11 downto 1);
                   d_data_o(23)
                                              <= TIMESTAMP_STATUS_IN(S_OVFL);</pre>
                                              <= TIMESTAMP STATUS IN(S PILEUP);
                   d data o(24)
                   d_data_o(31 downto 25)
                                              <= CHANNEL_IN;
                   d data clk o
                                              <= '1';
                end if;
               when "10" =>
                 -- Extended Timestamp Mode 14Bit
                if (TIMESTAMP STATUS IN(S PARITY) = '0') then
                   d_data_o(13 downto 0)
                                              <= deltaTStore;
                   d_data_o(22 downto 14)
                                              <= ADC_DATA_IN(11 downto 3);
                   d data o(23)
                                              <= TIMESTAMP STATUS IN(S OVFL);
                   d data o(24)
                                              <= TIMESTAMP_STATUS_IN(S_PILEUP);
                   d_data_o(31 downto 25)
                                              <= CHANNEL IN;
                   d data clk o
                                              <= '1';
                end if;
               when "11" =>
                if (TIMESTAMP_STATUS_IN(S_PARITY) = '0') then
                   d_data_o(13 downto 0)
                                              <= deltaTStore;
                   d_data_o(24 downto 14)
                                              <= ADC_DATA_IN(11 downto 1);
                   d_data_o(31 downto 25)
                                              <= CHANNEL_IN;
                   d_data_clk_o
                                              <= '1';
                end if;
             end case;
             -- Fill Histogram
            if (histogram_trig_filter = '1') then
               case histogram ts range is
```

| Aug 17, 14 0:32 | | stdin | Page 204/253 |
|---|---|---|-----------------|
| | when "000" => histTStore when "001" => | := deltaTStore(8 downto 0) |); |
| | histTStore | := deltaTStore(9 downto 1) |); |
| | when "010" => histTStore | := deltaTStore(10 downto 2) |); |
| | when "011" => histTStore | := deltaTStore(11 downto 3) |); |
| | when "100" => histTStore | := deltaTStore(12 downto 4) |); |
| | when "101" => histTStore | := deltaTStore(13 downto 5) | |
| | when others => | · | |
| | histTStore end case; | := deltaTStore(12 downto 4) |) ; |
| | deltaTStore <= histogram_fill_o histogram_bin_o histogram_adc_o histogram_ts_o histogram_pileup_ histogram_ovfl_o end if; else histogram_fill_o histogram bin o | histogram_lower_limit and histogram_upper_limit) then | |
| 01 | if; | tr_clear = '1') then <= (others => '0'); | ; |
| if (h. his his his his his | <pre>ll Histogram istogram_trig_filter = togram_fill_o togram_bin_o togram_adc_o togram_ts_o togram_pileup_o togram_ovfl_o f;</pre> | <pre>: '0') then</pre> | S_IN(S_PILEUP); |
| end if; end if; end if; end process Pi | ROC_FILTER_TIMESTAMPS; | | |
| begin if(rising_o if (RESET | TATE_CTR: process(CLK_edge(CLK_IN)) then _IN = '1') then window_l_ctr <= (c | IN) others => '0'); | |

```
stdin
Aug 17, 14 0:32
                                                                     Page 205/253
       window_hit_ctr
                                <= (others => '0');
       out_of_window_h ctr
                                <= (others => '0');
       out_of_window_l_ctr_r <= (others => '0');
       window hit ctr r
                                \leq (others \Rightarrow '0');
                               <= (others => '0');
       out_of_window_h_ctr_r
       validation busy
                                \leq (others => '0');
     else
       validation busy(0)
                                     <= store to fifo;
       validation busy(1)
                                     <= validation busy(0);
       case validation busy is
         when "00" = >
                                        -- No validation
           out of window 1 ctr
                                     \leq (others \Rightarrow '0');
           window hit ctr
                                     <= (others => '0');
           out of window h ctr
                                     \leq (others \Rightarrow '0');
         when "01"=>
                                        -- Start validation
           out of window 1 ctr
                                     \leq (others \Rightarrow '0');
           window hit ctr
                                     \leq (others \Rightarrow '0');
                                     \leq (others => '0');
           out_of_window_h_ctr
         when "10"=>
                                        -- End validation
           out_of_window_l_ctr_r
                                     <= out_of_window_l_ctr;</pre>
                                     <= window_hit_ctr;
           window_hit_ctr_r
                                     <= out of window h ctr;
           out of window h ctr r
         when "11" =>
                                        -- Validation
           if (out of window l = '1') then
             out_of_window_l_ctr <= out_of_window_l_ctr + 1;</pre>
           end if;
           if (window hit = '1') then
             window_hit_ctr
                                     <= window_hit_ctr + 1;
           end if;
           if (out of window h = '1') then
             out of window h ctr <= out of window h ctr + 1;
           end if;
       end case;
     end if;
  end if;
end process PROC WINDOW STATE CTR;
PROC_RATE_COUNTER: process(CLK_IN)
begin
  if (rising_edge(CLK_IN) ) then
     if (RESET_IN = '1') then
       data rate ctr nr
                              <= (others => '0');
                              \leq (others => '0');
       data_rate_ctr
       data rate
                               <= (others => '0');
       rate_timer_ctr
                              <= (others => '0');
     else
       if (rate_timer_ctr < x"5f5e100") then</pre>
         rate timer ctr
                                     <= rate_timer_ctr + 1;</pre>
         if (d_data_clk_o = '1') then
           data rate ctr
                                     <= data_rate_ctr + 1;
           data rate ctr nr
                                     <= data rate ctr nr + 1;
         end if;
       else
         rate timer ctr
                                     <= (others => '0');
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 206/253
                                    <= data_rate_ctr;
        data_rate
        data rate ctr(27 downto 0) <= (others => '0');
        data rate ctr(0)
                                   <= d data clk o;
       end if;
     end if;
  end if;
end process PROC RATE COUNTER;
-- Trigger Handler
-- Set Self Trigger Mode Toggle Handler
PROC SELF TRIGGER: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if (RESET IN = '1') then
      self trigger mode <= '0';
      if (trigger_busy_o = '0') then
        if (readout mode r(3) = '1') then
          self_trigger_mode <= '1';</pre>
          self trigger mode <= '0';
        end if;
      end if:
    end if;
  end if;
end process PROC_SELF_TRIGGER;
timestamp_fpga_ff <= TIMESTAMP_FPGA_IN when rising_edge(CLK_IN);
timestamp_fpqa_f <= timestamp_fpqa_ff when rising_edge(CLK_IN);</pre>
PROC TRIGGER HANDLER: process(CLK IN)
  variable wait for data time : unsigned(19 downto 0);
  variable min_validation_time : unsigned(19 downto 0);
  if (rising edge (CLK IN)) then
     if (RESET IN = '1' or FAST CLEAR IN = '1') then
       store to fifo
                                  <= '0';
       trigger_busy_o
                                  <= '0';
      nomore data o
                                  <= '0';
      wait timer start
                                  <= '0';
       wait_timer_start_ns
                                  <= '0';
                                  <= '0';
       wait_timer_reset_all
                                  <= '0';
      min_val_time_expired
       t_data_o
                                  <= (others => '0');
                                  <= '0';
       t_data_clk_o
      busy_time_ctr
                                  <= (others => '0');
      busy_time_ctr_last
                                  <= (others => '0');
       token_return_last
                                  <= '0';
                                  <= '0';
       token return first
      ch_status_cmd_tr
                                  <= CS_RESET;
      event counter
                                  <= (others => '0');
                                  <= (others => '0');
      readout_mode
                                  <= (others => '0');
       timestamp_fpga
       timestamp_ref
                                  <= (others => '0');
       evt buffer clear o
                                  <= '0';
      wait_for_data_time_r
                                  <= (others => '0');
      min_validation_time_r
                                  <= (others => '0');
                                  <= '0';
       trigger calibration
```

| Aug 17, 14 0:32 | stdin | Page 207/253 |
|---|--|-------------------------|
| STATE | <= S_TEST_SELF_TRIG | GER; |
| else | | |
| store_to_fifo wait_timer_start | <= '0'; <= '0'; | |
| wait_timer_start wait_timer_start_ns | <= '0'; | |
| wait_timer_reset_all | <= '0'; | |
| trigger_busy_o | <= '1'; | |
| nomore_data_o | <= '0'; | |
| t_data_o | <= (others => '0'); | |
| t_data_clk_o | <= '0'; | |
| ch_status_cmd_tr | <= CS_NONE; | |
| evt_buffer_clear_o | <= '0'; | |
| <pre>min_validation_time wait_for_data_time</pre> | <pre>ninimum Validation Time ca := resize(ts_window) := ne, 20) + data_fifo_delay_</pre> | _width * 4, 20); |
| <pre> ???????????????????????????????????</pre> | a = '1') then := ne + wait_for_data_time; | |
| <pre>if (trigger_calibratio min_validation_time min_validation_tim end if;</pre> | | ation_delay, 20); |
| <pre>min_validation_time_r wait_for_data_time_r</pre> | <= min_validation_t <= wait_for_data_ti | ime; me; |
| <pre>if (store_to_fifo NX_TOKEN_RETURN_IN token_return_last if (min_val_time_exp if (token_return_f</pre> | = '0') then pired = '1') then First = '1') then First = '1') then First = CS_TOKEN_UPDAT | me handled by TK-UPDATE |
| end if; end if; | | |
| case STATE is | | |
| when S_TEST_SELF_TRI state_d <= "00"; | IGGER => | |
| | node = '1') then LVL2 Trigger Cycle (_IN = '1') then | F_TRIGGER; |
| ലിമേ | | |
| else readout_mode | <= readout mo | de r <i>i</i> |

| Aug 17, 14 0:32 | stdin | Page 208/253 |
|---|--|--------------|
| STATE end if; else wait_timer_reset min val time exp; | | ; |
| STATE end if; | <= S_IDLE; | |
| when S_IDLE => state_d <= "01"; | | |
| <pre>if (TRIGGER_IN = ': busy_time_ctr trigger_calibrat: STATE else</pre> | <= (others => '0' | |
| trigger_calibrat: trigger_busy_o min_val_time_exp: | <pre></pre> | |
| store_to_fifo end if; STATE end if; | <= '1'; <= S_IDLE; | |
| when S_TRIGGER => if (self_trigger_mater) readout_mode | ode = '0') then <= readout_mode_r | ; |
| wait_timer_start wait_timer_init_ evt_buffer_clear STATE | | |
| else STATE end if; | <= S_WRITE_TRAILE | R; |
| when S_WAIT_DATA => if (wait_timer_done STATE else | e_ns = '0') then <= S_WAIT_DATA; | |
| | er-Mode active set TS Ref to _mode = '1') then <= (others => '0' | |
| timestamp_fpga | <pre><= ga_f + fpga_timestamp_offset;</pre> | |
| timestamp_fpga | bration = '1') then <= ga_f + trigger_calibration_de | lay; |
| STATE end if; | <= S_WRITE_HEADER | ; |
| when S_WRITE_HEADER : state_d timestamp_ref | => | ; |

```
stdin
Aug 17, 14 0:32
                                                                   Page 209/253
           t_data_o(11 downto 0)
                                         <= timestamp_fpga;
           t_data_o(21 downto 12)
                                         <= event_counter;</pre>
           -- Readout Mode Mapping
           -- Bit #3: self Triger mode
           -- Bit #2: 0: activate TS Selection Window
                     1: disable TS Selection Window, i.e.
                         data will be written to disk as long as
                         Readout Time Max (Reg.: 0x8184) is valid
           -- Bit #1..0: 00: Standard
                        01: UNDEF
                        10: UNDEF
                        11: UNDEF
           t data o(25 downto 22)
                                         <= readout mode;
           t_data_o(29 downto 26)
                                         <= VERSION NUMBER;
           t data o(31 downto 30)
                                         <= BOARD ID;
           t data clk o
                                         <= '1';
           event_counter
                                         <= event_counter + 1;</pre>
           if (self_trigger_mode = '0') then
            STATE
                                         <= S_PROCESS_START;
           else
            STATE
                                         <= S IDLE;
           end if;
         when S_PROCESS_START =>
                                         <= '1';
           wait timer start
           wait_timer_start_ns
                                         <= '1';
           wait_timer_init_ns
                                         <= min_validation_time;
           token_return_first
                                         <= '0';
           ch status cmd tr
                                         <= CS RESET;
                                         <= '1';
           store_to_fifo
           STATE
                                         <= S_WAIT_PROCESS_END;
         when S_WAIT_PROCESS_END =>
           -- Check minimum validation time
           if (wait timer done ns = '1') then
            min val time expired
           end if;
           -- Always Exit in case of maximum validation time has expired
           if (wait_timer_done = '1') then
            wait_timer_reset_all
                                       <= '1';
            STATE
                                         <= S WRITE TRAILER;
           elsif (readout mode(2)
                                    = '0' and
                  min_val_time_expired = '1' and
                                       = '1' or
                  (channel_all_done
                  NX_NOMORE_DATA_IN
                                       = '1')
                  ) then
            wait_timer_reset_all
                                         <= '1';
            STATE
                                         <= S_WRITE_TRAILER;
           else
             -- Continue Validation
            store_to_fifo
                                         <= '1';
            STATE
                                         <= S_WAIT_PROCESS_END;
           end if;
         when S_WRITE_TRAILER =>
                                         <= "11";
           state d
                                         <= (others => '1');
           t_data_o
                                         <= '1';
           t_data_clk_o
           STATE
                                         <= S SET NOMORE DATA;
```

```
stdin
Aug 17, 14 0:32
                                                                    Page 210/253
         when S_SET_NOMORE_DATA =>
                                         <= '1';
          nomore data o
          busy time ctr last
                                         <= busy time ctr;
                                         <= S_TEST_SELF_TRIGGER;
           STATE
       end case;
       if (STATE /= S IDLE) then
        busy time ctr
                                         <= busy time ctr + 1;
       end if;
     end if;
  end if;
end process PROC TRIGGER HANDLER;
 -- Channel Status Handler
PROC_CHANNEL_STATUS_CMD: process(ch_status_cmd_tr,
                                  ch status cmd pr)
begin
  if (ch_status_cmd_tr /= CS_NONE) then
     channel status cmd <= ch status cmd tr;
  elsif (ch_status_cmd_pr /= CS_NONE) then
     channel_status_cmd <= ch_status_cmd_pr;</pre>
  else
    channel_status_cmd <= CS_NONE;</pre>
  end if;
end process PROC CHANNEL STATUS CMD;
PROC_CHANNEL_STATUS: process(CLK_IN)
  constant all one : std logic vector(127 downto 0) := (others => '1');
  if (rising edge (CLK IN)) then
    if ( RESET IN = '1') then
       channel wait
                             <= (others => '0');
       channel done
                             <= (others => '0');
       channel hit
                             \leq (others => '0');
       channel_done_r
                            <= (others => '0');
       channel wait r
                            \leq (others \Rightarrow '0');
       channel hit r
                             <= (others => '0');
       channel_all_done
                             <= '0';
       channel_all_done_r <= '0';
       token_update
                             <= '0';
    else
       token_update
                             <= '0';
       -- Check done status
       if (channel_status_cmd /= CS_RESET ) then
        if (channel_done = all_one) then
           channel all done <= '1';
        end if;
       else
        channel all done <= '0';
         channel_all_done_r <= channel_all_done;</pre>
       end if;
       -- Process Command
       case channel_status_cmd is
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 211/253
         when CS_RESET =>
           channel_wait
                             <= (others => '0');
           channel done
                             <= (others => '0');
           channel hit
                             <= (others => '0');
           channel_done_r
                            <= channel_done;</pre>
           channel hit r
                             <= channel hit;
           channel wait r
                             <= channel wait;
         when CS CLEAR WAIT =>
           channel wait
                           <= (others => '0');
         when CS TOKEN UPDATE =>
           channel done
                           <= channel done or (not channel wait);
           token update
           channel wait
                           <= (others => '0');
         when CS SET WAIT =>
           channel wait(to integer(unsigned(channel index))) <= '1';</pre>
         when CS_SET_HIT =>
           channel_hit(to_integer(unsigned(channel_index))) <= '1';</pre>
           channel wait(to integer(unsigned(channel index))) <= '1';</pre>
         when CS_SET_DONE =>
           channel done(to integer(unsigned(channel index))) <= '1';
         when CS_NONE => null;
       end case;
     end if;
   end if;
 end process PROC_CHANNEL_STATUS;
PROC DATA FIFO DELAY: process(CLK IN)
  variable nx_cvt
                     : unsigned(11 downto 0); -- convertion time in 4n steps
  variable fifo_delay : unsigned(11 downto 0);
begin
   if (rising edge (CLK IN)) then
     if ( RESET_IN = '1') then
       data fifo delay o
                               <= x"01";
     else
       -- nxyter delay assumed to be 400ns
       nx_cvt
                              := nxyter cv time / 4;
       if (fifo_delay_time > nx_cvt and fifo_delay_time < 1000) then
         fifo_delay
                        := (fifo_delay_time - nx_cvt) / 8;
                               <= fifo_delay(7 downto 0);
         data_fifo_delay_o
       else
         data_fifo_delay_o
                               <= x"01";
       end if;
     end if;
   end if;
 end process PROC_DATA_FIFO_DELAY;
 -- TRBNet Slave Bus
 -- Give status info to the TRB Slow Control Channel
PROC_SLAVE_BUS: process(CLK_IN)
begin
   if ( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
```

| Aug 17, 14 0:32 | stdin | Page 212/253 |
|--|---|--------------|
| slv_data_out_o slv_ack_o slv_unknown_addr_o slv_no_more_data_o | <= (others => '0'); <= '0'; <= '0'; <= '0'; | |
| ts_window_width cts_trigger_delay readout_mode_r readout_time_max histogram_trig_filter | <pre><= (others => '0'); <= "0001100100"; 100 = <= x"019"; 25 = <= "0000"; <= x"3e8"; 1000 = <= '1'; <= (others => '0'); <= '0'; <= '0'; <= x"190"; 400ns</pre> | 100ns |
| histogram_upper_limit reset_hists histogram_limits histogram_trig_filter histogram_ts_range trigger_calibration_delay else | | |
| slv_data_out_o slv_unknown_addr_o slv_no_more_data_o | <= (others => '0'); <= '0'; <= '0'; | |
| <pre>cts_trigger_delay(11 downto 1 readout_time_max(11 downto 10 out_of_window_error_ctr_clear reset_hists</pre> |) <= (others => '0'); | |
| <pre>if (SLV_READ_IN = '1') then case SLV_ADDR_IN is when x"0000" => slv_data_out_o(3 downt- slv_data_out_o(31 downt- slv_ack_o</pre> | | |
| if (ts_window_offset(11 slv_data_out_o(31 dow: else | <pre>indow_offset(11 downto 0));</pre> | |
| <pre>when x"0002" => slv_data_out_o(9 downto std_logic_vector(ts_w slv_data_out_o(31 downto slv_ack_o</pre> | | |
| slv_data_out_o(15 downtslv_data_out_o(27 downts | trigger_delay(9 downto 0)); o 10) <= (others => '0'); | |

| Aug 17, 14 0:32 | | stdin | | Page 213/253 |
|-----------------|---|------------------------|---|--------------|
| slv_d slv_a | ata_out_o(31 dowr ck_o | | <= (others => '0'); <= '1'; | |
| slv_d | ata_out_o(31 down | dout_time_ nto 10) | <= max(9 downto 0)); <= (others => '0'); <= '1'; | |
| slv_d | 0005" => ata_out_o(11 down _logic_vector(fpg ata_out_o(31 down ck_o | ga_timestam nto 12) | <= up_offset); <= (others => '0'); <= '1'; | |
| slv_d | | sy_time_ctr nto 12) | <= (_last); <= (others => '0'); <= '1'; | |
| slv_d | 0007" => ata_out_o(11 down ata_out_o(31 down ck_o | nto 12) | <= timestamp_ref; <= (others => '0'); <= '1'; | |
| slv_d | 0008" => ata_out_o(11 down ata_out_o(31 down ck_o | nto 12) | <= fifo_delay_time; <= (others => '0'); <= '1'; | |
| slv_d | 0009" => ata_out_o(15 down ata_out_o(31 down ck_o | nto 16) | <= out_of_window_erro <= (others => '0'); <= '1'; | r_ctr; |
| slv_d | | ta_fifo_del nto 8) | <= ay_o); <= (others => '0'); <= '1'; | |
| 4x | Channel WAIT | | | |
| slv_d | 000b" => ata_out_o _logic_vector(cha ck_o | nnel_wait_ | <= r(31 downto 0)); <= '1'; | |
| slv_d | | nnel_wait_ | <= r(63 downto 32)); <= '1'; | |
| slv_d | | nnel_wait_ | <= r(95 downto 64)); <= '1'; | |
| slv_d | 000e" => ata_out_o _logic_vector(cha | | <= r(127 downto 96)); | |

```
stdin
Aug 17, 14 0:32
                                                                    Page 214/253
             slv_ack_o
                                              <= '1';
             -- 4x Channel HIT
           when x"000f" =>
             slv data out o
              std logic vector(channel hit r(31 downto 0));
             slv ack o
                                              <= '1';
           when x"0010" =>
             slv data out o
              std logic vector(channel hit r(63 downto 32));
             slv ack o
                                              <= '1';
           when x"0011" =>
             slv data out o
                                              <=
              std_logic_vector(channel_hit_r(95 downto 64));
             slv ack o
           when x"0012" =>
             slv_data_out_o
              std_logic_vector(channel_hit_r(127 downto 96));
             slv_ack_o
                                              <= '1';
             -- 4x Channel DONE
           when x"0013" =>
             slv data out o
                                              <=
              std_logic_vector(channel_done_r(31 downto 0));
             slv_ack_o
                                              <= '1';
           when x"0014" =>
             slv_data_out_o
               std_logic_vector(channel_done_r(63 downto 32));
             slv_ack_o
                                              <= '1';
           when x"0015" =>
             slv data out o
               std_logic_vector(channel_done_r(95 downto 64));
             slv ack o
                                              <= '1';
           when x"0016" =>
             slv data out o
               std_logic_vector(channel_done_r(127 downto 96));
             slv_ack_o
                                              <= '1';
           when x"0017" =>
                                              <= channel_all_done_r;</pre>
             slv_data_out_o(0)
                                              <= (others => '0');
             slv_data_out_o(31 downto 1)
             slv_ack_o
                                              <= '1';
           when x"0018" =>
                                              <= EVT_BUFFER_FULL_IN;</pre>
             slv data out o(0)
             slv_data_out_o(31 downto 1)
                                              <= (others => '0');
                                              <= '1';
             slv_ack_o
           when x"0019" =>
             slv_data_out_o(19 downto 0)
                                              <= wait_for_data_time_r;</pre>
             slv data out o(30 downto 20)
                                              <= (others => '0');
             slv_data_out_o(31)
                                              <= skip_wait_for_data;</pre>
             slv_ack_o
                                              <= '1';
```

| Aug 17, 14 0:32 | | stdin | | Page 215/253 |
|------------------------------|---|--|---|--------------|
| sl: | x"001a" => r_data_out_o(11 downto std_logic_vector(nxyte r_data_out_o(31 downto r_ack_o | r_cv_time) 12) <= | ; | |
| sl: | x"001b" => y_data_out_o(19 downto std_logic_vector(min_v, y_data_out_o(31 downto y_ack_o | alidation_ 20) <= | | |
| sl: sl: | x"001c" => y_data_out_o(15 downto std_logic_vector(out_o y_data_out_o(31 downto y_ack_o | f_window_l 16) <= | _ctr_r); | |
| slr slr | x"001d" => r_data_out_o(15 downto std_logic_vector(windo r_data_out_o(31 downto r_ack_o | w_hit_ctr_ 16) <= | | |
| slr slr | x"001e" => r_data_out_o(15 downto std_logic_vector(out_o r_data_out_o(31 downto r_ack_o | f_window_h 16) <= | | |
| sl | x"001f" => r_data_out_o(27 downto r_data_out_o(31 downto r_ack_o | 28) <= | <pre>std_logic_vector((others => '0'); '1';</pre> | data_rate); |
| sl ; sl; sl; sl; | x"0020" => r_data_out_o(13 downto std_logic_vector(histo r_data_out_o(28 downto std_logic_vector(histo r_data_out_o(29) r_data_out_o(30) r_data_out_o(31) r_ack_o | gram_lower 15) <= gram_upper <= <= <= | limit); | lter; |
| sl | x"0021" => r_data_out_o(2 downto r_data_out_o(31 downto r_ack_o | 3) <= | <pre>: histogram_ts_rang : (others => '0'); : '1';</pre> | e; |
| sl | others => /_unknown_addr_o /_ack_o | | : '1'; | |
| end cas | se; | | | |
| case Si when rea | LV_WRITE_IN = '1') th LV_ADDR_IN is x"0000" => adout_mode_r /_ack_o | <= | : SLV_DATA_IN(3 dow : '1'; | nto 0); |

| Aug 17, 14 0:32 | stdin | Page 216/253 |
|--|---|----------------------------|
| (signature) | <pre>gned(SLV_DATA_IN(11 downto 0)) > -2048) gned(SLV_DATA_IN(11 downto 0)) < 2048) ndow_offset(11 downto 0) <= ned(SLV_DATA_IN(11 downto 0));</pre> | |
| | ow_width <= ned(SLV_DATA_IN(9 downto 0)); | |
| unsign trigger | <pre>gger_delay(9 downto 0) <= ned(SLV_DATA_IN(9 downto 0)); _calibration_delay <= ned(SLV_DATA_IN(27 downto 16));</pre> | |
| reado | igned(SLV_DATA_IN(9 downto 0)) >= 1) th ut_time_max(9 downto 0) <= igned(SLV_DATA_IN(9 downto 0)); | ien |
| | mestamp_offset(11 downto 0) <= ned(SLV_DATA_IN(11 downto 0)); | |
| when x"000 out_of_t slv_ack_ | window_error_ctr_clear <= '1'; | |
| when x"00; skip_wa: slv_ack_ | it_for_data <= SLV_DATA_IN | I(31); |
| when x"00: nxyter_ unsign slv_ack | cv_time <= ned(SLV_DATA_IN(11 downto 0)); | |
| histogra histogra | am_lower_limit <= SLV_DATA_IN am_upper_limit <= SLV_DATA_IN am_limits <= SLV_DATA_IN am_trig_filter <= SLV_DATA_IN ists <= '1'; | I(28 downto 15); I(30); |
| when x"00; reset_h histogra slv_ack | ists | I(2 downto 0); |
| when other slv_unkn slv_ack end case; | nown_addr_o <= '1'; | |

```
stdin
 Aug 17, 14 0:32
                                                                     Page 217/253
        else
                                               <= '0';
          slv_ack_o
        end if;
      end if;
    end if;
  end process PROC SLAVE BUS;
  -- Output Signals
  pulse to level RESET HISTS: pulse to level
    generic map (
      NUM_CYCLES => 15
    port map (
      CLK_IN => CLK_IN,
      RESET_IN => RESET_IN,
      PULSE_IN => reset_hists,
      LEVEL_OUT => reset_hists_o
      );
  data_clk_o
                         <= d_data_clk_o or t_data_clk_o;</pre>
                         <= d_data_o or t_data_o;
  data_o
  TRIGGER_BUSY_OUT
                    <= trigger_busy_o;
  DATA_OUT
             <= data_o or t_data_o;
 DATA_CLK_OUT <= data_clk_o;
NOMORE_DATA_OUT <= nomore_data_o;
  DATA_FIFO_DELAY_OUT <= std_logic_vector(data_fifo_delay_o);</pre>
  EVT_BUFFER_CLEAR_OUT <= evt_buffer_clear_o;</pre>
                         <= reset_hists_o;
  HISTOGRAM_RESET_OUT
  HISTOGRAM FILL OUT
                         <= histogram fill o;
  HISTOGRAM_BIN_OUT
                         <= histogram_bin_o;
  HISTOGRAM_ADC_OUT
                         <= histogram adc o;
  HISTOGRAM_TS_OUT
                         <= histogram_ts_o;
  HISTOGRAM_PILEUP_OUT <= histogram_pileup_o;</pre>
  HISTOGRAM_OVERFLOW_OUT <= histogram_ovfl_o;</pre>
  -- Slave
  SLV DATA OUT
                         <= slv_data_out_o;
  SLV_NO_MORE_DATA_OUT <= slv_no_more_data_o;</pre>
  SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
  SLV_ACK_OUT
                         <= slv_ack_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
package nxyter_components is
-- TRBNet interfaces
  component nXyter_FEE_board
      BOARD_ID : std_logic_vector(1 downto 0));
    port (
```

| nug 17, 14 0:32 | St | din | Page 218/25 |
|--|---------|---------------------------|-------------|
| CLK_IN | : in | std_logic; | |
| RESET_IN | : in | std_logic; | |
| CLK_NX_MAIN_IN | : in | std_logic; | |
| CLK_ADC_IN | : in | std_logic; | |
| PLL_NX_CLK_LOCK_IN | : in | std_logic; | |
| | : in | std_logic; | |
| | | | |
| | : out | std_logic; | |
| | : out | std_logic; | |
| | | std_logic; | |
| | | std_logic; | |
| I2C_SM_RESET_OUT | : inout | std_logic; | |
| I2C_REG_RESET_OUT | : out | std_logic; | |
| SPI_SCLK_OUT | : out | std_logic; | |
| | | std_logic; | |
| | : out | std_logic; | |
| | : in | std_logic; | |
| NX_TIMESTAMP_IN | : in | std_logic_vector (7 downt | 0 0): |
| | : out | | .0 0 / / |
| | | std_logic; | |
| NX_TESTPULSE_OUT | : out | std_logic; | |
| | : out | std_logic; | |
| ADC_FCLK_IN | : in | std_logic_vector(1 downto | |
| ADC_DCLK_IN | : in | std_logic_vector(1 downto | 0); |
| ADC_SAMPLE_CLK_OUT | : out | std_logic; | |
| ADC_A_IN | : in | std_logic_vector(1 downto | 0); |
| ADC_B_IN | : in | std_logic_vector(1 downto | |
| ADC_NX_IN | : in | std_logic_vector(1 downto | |
| ADC_D_IN | : in | std_logic_vector(1 downto | |
| TIMING_TRIGGER_IN | : in | std_logic; | , 0,, |
| | | | |
| LVL1_TRG_DATA_VALID_IN | in | std_logic; | |
| LVL1_VALID_TIMING_TRG_IN | : in | std_logic; | |
| LVL1_VALID_NOTIMING_TRG_IN | | std_logic; | |
| | : in | std_logic; | |
| LVL1_TRG_TYPE_IN | : in | std_logic_vector(3 downto | 0); |
| LVL1_TRG_NUMBER_IN | : in | std_logic_vector(15 downt | :00); |
| LVL1_TRG_CODE_IN | : in | std_logic_vector(7 downto | 0); |
| LVL1_TRG_INFORMATION_IN | : in | std_logic_vector(23 downt | 00); |
| LVL1_INT_TRG_NUMBER_IN | : in | std_logic_vector(15 downt | |
| FEE_TRG_RELEASE_OUT | : out | std_logic; | |
| FEE_TRG_STATUSBITS_OUT | : out | std_logic_vector(31 downt | 0 0): |
| FEE_IRG_STATUSBITS_OUT FEE_DATA_OUT | : out | std_logic_vector(31 downt | |
| | | | .0 0)1 |
| FEE_DATA_WRITE_OUT | : out | std_logic; | |
| FEE_DATA_FINISHED_OUT | : out | std_logic; | |
| FEE_DATA_ALMOST_FULL_IN | : in | std_logic; | |
| REGIO_ADDR_IN | : in | std_logic_vector(15 downt | |
| REGIO_DATA_IN | : in | std_logic_vector(31 downt | 0); |
| REGIO_DATA_OUT | : out | std_logic_vector(31 downt | :00); |
| REGIO_READ_ENABLE_IN | : in | std_logic; | |
| | : in | std_logic; | |
| | : in | std_logic; | |
| | : out | std_logic; | |
| | | | |
| REGIO_WRITE_ACK_OUT | : out | std_logic; | |
| REGIO_NO_MORE_DATA_OUT | : out | std_logic; | |
| REGIO_UNKNOWN_ADDR_OUT | : out | std_logic; | 2. |
| DEBOG_TIME_OOI | : out | std_logic_vector(15 downt | 0) |
|) <i>;</i> | | | |
| end component; | | | |
| | | | |
| | | | |
| nXyter I2C Interface | | | |

```
stdin
Aug 17, 14 0:32
                                                                           Page 219/253
component nx_i2c_master
 generic (
   I2C SPEED : unsigned(11 downto 0)
 port (
   CLK IN
                        : in std logic;
                          : in std logic;
   RESET IN
    SDA INOUT
                          : inout std logic;
                 : inout std_logic;
   SCL INOUT
    INTERNAL COMMAND IN : in std logic vector(31 downto 0);
   COMMAND_BUSY_OUT : out std_logic;
                          : out std_logic_vector(31 downto 0);
   I2C DATA OUT
    I2C_DATA_BYTES_OUT : out std_logic_vector(31 downto 0);
                          in std_logic;
in std_logic;
in std_logic;
out std_logic_vector(31 downto 0);
    I2C_LOCK_IN
  SLV_READ_IN : in std_logic;
SLV_WRITE_IN : in std_logic;
SLV_DATA_OUT : out std_logic_vector(31 downto 0);
SLV_DATA_IN : in std_logic_vector(31 downto 0);
SLV_ADDR_IN : in std_logic_vector(15 downto 0);
SLV_ACK_OUT : out std_logic;
   SLV UNKNOWN ADDR OUT : out std logic;
   DEBUG OUT
                  : out std logic vector(15 downto 0)
   );
end component;
component nx_i2c_startstop
 generic (
   I2C_SPEED : unsigned(11 downto 0)
   );
 port (
   CLK IN
                       : in std logic;
               : in std_logic;
: in std_logic; -- Start Sequence
: in std_logic; -- '1' -> Start, '0'-> Stop
   RESET_IN
   START IN
   SELECT IN
   SEOUENCE DONE OUT : out std logic;
   SDA OUT
                : out std logic;
   SCL OUT
                     : out std logic;
   NREADY OUT
                    : out std logic
   );
end component;
component nx i2c sendbyte
 generic (
   I2C SPEED : unsigned(11 downto 0)
   );
 port (
   CLK_IN
                       : in std_logic;
                       : in std logic;
   RESET IN
   START_IN
                       : in std logic;
                 : in std_logic_vector(7 downto 0);
   BYTE IN
   SEQUENCE_DONE_OUT : out std_logic;
             cut std_logic;
   SDA OUT
                       : out std_logic;
   SCL_OUT
                  : in std_logic;
: in std_logic;
: out std_logic
   SDA IN
   SCL IN
   ACK_OUT
   );
end component;
component nx_i2c_readbyte
 generic (
```

```
stdin
 Aug 17, 14 0:32
                                                                               Page 220/253
    I2C_SPEED : unsigned(11 downto 0)
  port (
    CLK IN
                         : in std logic;
    RESET_IN
START_IN
                         : in std_logic;
                        : in std logic;
    NUM_BYTES_IN : in unsigned(2 downto 0);
BYTE_OUT : out std_logic_vector(31 downto 0);
    SEQUENCE DONE OUT : out std logic;
    SDA_OUT : out std_logic;
                        : out std logic;
    SCL OUT
                        : in std logic
    SDA IN
    );
end component;
-- ADC SPI Interface
component adc_spi_master
  generic (
    SPI SPEED : unsigned(7 downto 0));
  port (
    CLK_IN
                          : in std_logic;
    RESET IN
                          : in std logic;
    SCLK_OUT
                          : out std_logic;
    SDIO_INOUT : inout std_logic;
CSB_OUT : out std_logic;
    INTERNAL_COMMAND_IN : in std_logic_vector(31 downto 0);
    COMMAND_ACK_OUT : out std_logic;
    COMMAND_ACK_OUT : out std_logic;

SPI_DATA_OUT : out std_logic_vector(31 downto 0);

SPI_LOCK_IN : in std_logic;

SLV_READ_IN : in std_logic;

SLV_WRITE_IN : in std_logic;

SLV_DATA_OUT : out std_logic_vector(31 downto 0);

SLV_DATA_IN : in std_logic_vector(31 downto 0);

SLV_ACK_OUT : out std_logic;
    SLV_NO_MORE_DATA_OUT : out std_logic;
    SLV_UNKNOWN_ADDR_OUT : out std_logic;
    DEBUG OUT
                      : out std logic vector(15 downto 0)
    );
end component;
component adc_spi_sendbyte
  generic (
    SPI SPEED : unsigned(7 downto 0)
    );
  port (
    CLK_IN
                         : in std logic;
    RESET_IN
                        : in std_logic;
                         : in std_logic;
    START IN
    BYTE IN
                        : in std_logic_vector(7 downto 0);
    SEQUENCE DONE OUT : out std logic;
    SCLK_OUT : out std_logic;
                         : out std logic
    SDIO OUT
    );
end component;
component adc spi readbyte
  generic (
    SPI_SPEED : unsigned(7 downto 0)
    );
```

```
stdin
Aug 17, 14 0:32
                                                                   Page 221/253
 port (
   CLK IN
                     : in std logic;
   RESET IN
                     : in std logic;
              : in std_logic;
: out std_logic_vector(7 downto 0);
   START IN
   BYTE OUT
   SEQUENCE DONE OUT : out std logic;
   SDIO_IN : in std_logic;
   SCLK OUT
                     : out std logic
   );
end component;
-- ADC Data Handler
component adc ad9228
 generic (
   DEBUG ENABLE : boolean);
 port (
   CLK_IN
                       : in std_logic;
   RESET_IN
                      : in std_logic;
   CLK_ADCDAT_IN : in std_logic;
   ADCO_SCLK_OUT : in std_logic;
ADCO_DATA_A_IN : in std_logic;
ADCO_DATA_B_IN : in std_logic;
   ADC0_DATA_C_IN : in std_logic;
   ADCO_DATA_D_IN : in std_logic;
   ADC0_DCLK_IN : in std_logic;
ADC0_FCLK_IN : in std_logic;
ADC1_SCLK_IN : in std_logic;
ADC1_SCLK_OUT : out std_logic;
ADC1_DATA_A_IN : in std_logic;
   ADC1 DATA B IN : in std logic;
   ADC1_DATA_C_IN : in std_logic;
   ADC1 DATA D IN : in std logic;
   ADC1_DCLK_IN
ADC1_FCLK_IN
ADC0_DATA_A_OUT
                        : in std logic;
                        : in std logic;
                        : out std_logic_vector(11 downto 0);
   ADCO DATA B OUT
                        : out std logic vector(11 downto 0);
   ADCO DATA C OUT
                        : out std logic vector(11 downto 0);
   ADC0_DATA_D_OUT
                        : out std_logic_vector(11 downto 0);
   ADCO_DATA_CLK_OUT : out std_logic;
   ADC1_DATA_A_OUT
                        : out std_logic_vector(11 downto 0);
   ADC1_DATA_B_OUT
                        : out std_logic_vector(11 downto 0);
   ADC1_DATA_C_OUT
                        : out std_logic_vector(11 downto 0);
                        : out std_logic_vector(11 downto 0);
   ADC1_DATA_D_OUT
   ADC1_DATA_CLK_OUT : out std_logic;
                        : out std_logic;
   ADC0_LOCKED_OUT
                        : out std_logic;
   ADC1_LOCKED_OUT
   ADCO_SLOPPY_FRAME : in std_logic;
   DEBUG_IN : in std_logic_vector(3 downto 0);
DEBUG_OUT : out std_logic_vector(15 downto 0)
   );
end component;
-- TRBNet Registers
______
```

```
stdin
 Aug 17, 14 0:32
                                                                                            Page 222/253
component nx_register_setup
  port (
     CLK IN
                                : in std logic;
     RESET_IN
                              : in std_logic;
     I2C_ONLINE_IN : in std_logic;
I2C_COMMAND_OUT : out std_logic_vector(31 downto 0);
     I2C COMMAND BUSY IN : in std logic;
     I2C DATA IN : in std logic vector(31 downto 0);
                                : in std logic vector(31 downto 0);
     I2C DATA BYTES IN
                                 : out std_logic;
     I2C_LOCK_OUT
                              : in std logic;
     I2C REG RESET IN
     SPI_COMMAND_OUT
                                : out std logic vector(31 downto 0);
     SPI COMMAND BUSY IN : in std logic;
     SPI_DATA_IN : in std_logic_vector(31 downto 0);
    SPI_LOCK_OUT : out std_logic;
INT_READ_IN : in std_logic;
INT_ADDR_IN : in std_logic_vector(15 downto 0);
INT_ACK_OUT : out std_logic;
INT_DATA_OUT : out std_logic_vector(31 downto 0);
     SPI LOCK OUT
                                 : out std logic;
     NX_CLOCK_ON_OUT : out std_logic;
    NA_CLOCK_ON_OUT : Out std_logic;
SLV_READ_IN : in std_logic;
SLV_WRITE_IN : in std_logic;
SLV_DATA_OUT : out std_logic_vector(31 downto 0);
SLV_DATA_IN : in std_logic_vector(31 downto 0);
SLV_ADDR_IN : in std_logic_vector(15 downto 0);
SLV_ACK_OUT : out std_logic;
     SLV_NO_MORE_DATA_OUT : out std_logic;
     SLV_UNKNOWN_ADDR_OUT : out std_logic;
     DEBUG OUT
                       : out std_logic_vector(15 downto 0)
     );
end component;
component nx status
  port (
     CLK IN
                                 : in std logic;
     RESET_IN
                                 : in std logic;
     PLL NX CLK LOCK IN : in std logic;
     PLL_ADC_DCLK_LOCK_IN : in std_logic;
     PLL_ADC_SCLK_LOCK_IN : in std_logic;
     PLL_RESET_OUT : out std_logic; I2C_SM_RESET_OUT : inout std_logic;
     I2C_REG_RESET_OUT : out std_logic;
    IZC_REG_RESET_OUT : out std_logic;

NX_ONLINE_OUT : out std_logic;

ERROR_ALL_IN : in std_logic;

SLV_READ_IN : in std_logic;

SLV_WRITE_IN : in std_logic;

SLV_DATA_OUT : out std_logic_vector(31 downto 0);

SLV_DATA_IN : in std_logic_vector(31 downto 0);

SLV_ACK_OUT : out std_logic_vector(15 downto 0);

SLV_ACK_OUT : out std_logic;
     SLV_NO_MORE_DATA_OUT : out std_logic;
     SLV_UNKNOWN_ADDR_OUT : out std_logic;
     DEBUG_OUT
                                    : out std_logic_vector(15 downto 0)
     );
end component;
component fifo_data_stream_44to44_dc
  port (
     Data : in std_logic_vector(43 downto 0);
     WrClock : in std_logic;
     RdClock: in std logic;
```

| Aug 17, 14 0:32 | stdin | Page 223/253 |
|--|--|--------------|
| WrEn : in std_logic RdEn : in std_logic Reset : in std_logic RPReset : in std_logic Q : out std_logic Empty : out std_logic Full : out std_logic); end component; | ; ; ; _vector(43 downto 0); | |
| Clock : in std WrEn : in std RdEn : in std Reset : in std AmEmptyThresh : in std Q : out std Empty : out std Full : out std AlmostEmpty : out std | _logic_vector(43 downto 0); _logic; _logic; _logic; _logic; _logic; _logic_vector(7 downto 0); _logic_vector(43 downto 0); _logic; _logic; _logic; | |
| RESET_IN TRIGGER_IN NX_ONLINE_IN NX_CLOCK_ON_IN NX_TIMESTAMP_CLK_IN NX_TIMESTAMP_CLK_IN NX_TIMESTAMP_RESET_OUT ADC_CLK_DAT_IN ADC_FCLK_IN ADC_FCLK_IN ADC_SAMPLE_CLK_OUT ADC_A_IN ADC_B_IN ADC_B_IN ADC_D_IN ADC_D_IN ADC_SCLK_LOCK_OUT DATA_OUT DATA_OUT SLV_READ_IN SLV_WRITE_IN SLV_DATA_IN SLV_DATA_IN SLV_ACK_OUT SLV_ACK_OUT SLV_ACK_OUT SLV_ACK_OUT SLV_ACK_OUT SLV_NO_MORE_DATA_OUT SLV_NO_MORE_DATA_OUT ADC_TR_ERROR_IN DISABLE_ADC_OUT ERROR_OUT | <pre>: in std_logic; : in std_logic_vector(1 downto 0); : out std_logic_vector(1 downto 0); : out std_logic_vector(1 downto 0); : in std_logic_vector(1 downto 0); : out std_logic; : in std_logic; : in std_logic; : in std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(15 downto 0); : out std_logic; : out std_logic_vector(15 downto 0)</pre> | |

```
stdin
 Aug 17, 14 0:32
                                                                  Page 224/253
   );
end component;
component nx data delay
 port (
   CLK IN
                        : in std logic;
   RESET IN
                        : in std logic;
   DATA IN
                        : in std_logic_vector(43 downto 0);
                        : in std logic;
   DATA CLK IN
                        : out std logic vector(43 downto 0);
   DATA OUT
   DATA_CLK_OUT
                        : out std_logic;
                        : in std_logic_vector(7 downto 0);
   FIFO DELAY IN
   SLV READ IN
                        : in std logic;
   SLV WRITE IN
                        : in std logic;
   SLV_DATA_OUT
                        : out std_logic_vector(31 downto 0);
   SLV DATA IN
                        : in std logic vector(31 downto 0);
   SLV_ADDR_IN
                        : in std_logic_vector(15 downto 0);
   SLV_ACK_OUT
                       : out std logic;
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV_UNKNOWN_ADDR_OUT : out std_logic;
   DEBUG_OUT
                       : out std_logic_vector(15 downto 0)
   );
end component;
component nx data validate
 port (
   CLK IN
                          : in std logic;
   RESET IN
                          : in std logic;
   DATA_IN
                          : in std_logic_vector(43 downto 0);
   DATA_CLK_IN
                          : in std logic;
                          : out std logic vector(13 downto 0);
   TIMESTAMP OUT
   CHANNEL_OUT
                          : out std_logic_vector(6 downto 0);
   TIMESTAMP_STATUS_OUT
                        : out std_logic_vector(2 downto 0);
                          : out std logic vector(11 downto 0);
   ADC DATA OUT
                          : out std_logic;
   DATA_CLK_OUT
   NX TOKEN RETURN OUT
                          : out std logic;
   NX_NOMORE_DATA_OUT
                          : out std logic;
   SLV READ IN
                          : in std logic;
   SLV_WRITE_IN
                          : in std logic;
   SLV_DATA_OUT
                          : out std logic vector(31 downto 0);
   SLV_DATA_IN
                          : in std logic vector(31 downto 0);
   SLV_ADDR_IN
                          : in std_logic_vector(15 downto 0);
   SLV_ACK_OUT
                          : out std logic;
   SLV_NO_MORE_DATA_OUT
                          : out std logic;
   SLV_UNKNOWN_ADDR_OUT
                         : out std_logic;
                          : out std_logic;
   ADC_TR_ERROR_OUT
   DISABLE_ADC_IN
                          : in std logic;
                          : out std_logic;
   ERROR_OUT
   DEBUG OUT
                          : out std_logic_vector(15 downto 0)
   );
end component;
component nx_trigger_validate
 generic (
                  : std_logic_vector(1 downto 0);
   BOARD ID
   VERSION_NUMBER : std_logic_vector(3 downto 0));
 port (
   CLK_IN
                          : in std_logic;
   RESET_IN
                          : in std logic;
   DATA_CLK_IN
                          : in std_logic;
                          : in std_logic_vector(13 downto 0);
   TIMESTAMP_IN
   CHANNEL IN
                          : in std_logic_vector(6 downto 0);
```

| Aug 17, 14 0:32 | stdin | Page 225/253 |
|--|---|--------------|
| | : in std_logic_vector(2 downto 0); | |
| | : in std_logic_vector(11 downto 0); | |
| | : in std_logic; | |
| | : in std_logic; | |
| | : in std_logic; | |
| TRIGGER_CALIBRATION_IN | : in std_logic; | |
| TRIGGER_BUSY_IN FAST CLEAR IN | : in std_logic; | |
| | | |
| | : out std_logic; | |
| TIMESTAMP_FPGA_IN | : in unsigned(11 downto 0); | |
| DATA_FIFO_DELAY_OUT | : in unsigned(II downto 0); : out std_logic_vector(21 downto 0); | |
| DATA_OUT | · out sta_logic_vector(31 downto 0), | |
| | : out std_logic; | |
| | : out std_logic; | |
| | : out std_logic; | |
| EVT_BUFFER_FULL_IN | : in std_logic; | |
| HISTOGRAM_RESET_OUT HISTOGRAM_FILL_OUT | : out std_logic; | |
| HISTOGRAM_FILL_OUT | : out std_logic; | |
| HISTOGRAM_BIN_OUT | : out std_logic_vector(6 downto U); | |
| HISTOGRAM_ADC_OUT | : out std_logic_vector(11 downto 0); | |
| HISTOGRAM_TS_OUT | : out std_logic_vector(8 downto 0); : out std_logic; | |
| | | |
| HISTOGRAM_OVERFLOW_OUT | | |
| SLV_READ_IN | : in std_logic; | |
| SLV_WRITE_IN | : in std_logic; | |
| | : out std_logic_vector(31 downto 0); | |
| | : in std_logic_vector(31 downto 0); | |
| SLV_ADDR_IN | : in std_logic_vector(15 downto 0); | |
| SLV_ACK_OUT | : out std_logic; | |
| SLV_NO_MORE_DATA_OUT | <pre>: out std_logic; : out std_logic; : out std_logic_vector(15 downto 0)</pre> | |
| SLV_UNKNOWN_ADDR_OUT | : out std_logic; | |
| DEBUG_OUI | · out std_logic_vector(is downto 0) | |
|) <i>;</i> | | |
|); | | |
|); end component; component nx_event_buffer | | |
|); end component; component nx_event_buffer generic (| | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve | | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); | | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (| ctor(1 downto 0) | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN | ctor(1 downto 0) : in std_logic; | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN | <pre>ctor(1 downto 0) : in std_logic; : in std_logic;</pre> | |
|); and component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN | <pre>ctor(1 downto 0) : in std_logic; : in std_logic; : in std_logic;</pre> | |
|); nd component; omponent nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN | <pre>ctor(1 downto 0) : in std_logic; : in std_logic; : in std_logic; : in std_logic;</pre> | |
|); nd component; omponent nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN | <pre>ctor(1 downto 0) : in std_logic; : in std_logic;</pre> | |
|); nd component; omponent nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN | <pre>ctor(1 downto 0) : in std_logic; : in std_logic;</pre> : in std_logic; | |
|); nd component; omponent nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN | <pre>ctor(1 downto 0) : in std_logic; : in std_logic;</pre> : in std_logic; | |
|); and component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN | <pre>ctor(1 downto 0) : in std_logic; : in std_logic_vector(31 downto 0); : in std_logic; : in std_logic; : in std_logic; : in std_logic;</pre> | |
|); and component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN FAST_CLEAR_IN | <pre>ctor(1 downto 0) : in std_logic; : in std_logic_vector(31 downto 0); : in std_logic; : in std_logic;</pre> | |
|); and component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN TRIGGER_IN TRIGGER_BUSY_OUT | <pre>ctor(1 downto 0) : in std_logic; : out std_logic; : out std_logic;</pre> | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT | <pre>ctor(1 downto 0) : in std_logic; : in std_logic, : in std_logic, : in std_logic; : in std_logic; : in std_logic; : in std_logic; : out std_logic; : out std_logic; : out std_logic; : out std_logic;</pre> | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN TRIGGER_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_OUT | <pre>ctor(1 downto 0) : in std_logic; : out std_logic;</pre> | |
|); and component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_IN DATA_LK_IN EVT_NOMORE_DATA_IN TRIGGER_IN FAST_CLEAR_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_OUT FEE_DATA_WRITE_OUT | <pre>ctor(1 downto 0) : in std_logic; : out std_logic;</pre> | |
|); and component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_IN NXYTER_OFFLINE_IN DATA_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN FAST_CLEAR_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_WRITE_OUT FEE_DATA_WRITE_OUT FEE_DATA_ALMOST_FULL_IN | <pre>ctor(1 downto 0) : in std_logic; : out std_logic;</pre> | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN FAST_CLEAR_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_OUT FEE_DATA_WRITE_OUT FEE_DATA_ALMOST_FULL_IN SLV_READ_IN | <pre>ctor(1 downto 0) : in std_logic; : out std_logic; : in std_logic;</pre> | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN TRIGGER_IN TRIGGER_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_OUT FEE_DATA_WRITE_OUT FEE_DATA_ALMOST_FULL_IN SLV_READ_IN SLV_WRITE_IN | <pre>ctor(1 downto 0) : in std_logic; : out std_logic; : in std_logic;</pre> | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_IN DATA_IN EVT_NOMORE_DATA_IN TRIGGER_IN FAST_CLEAR_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_OUT FEE_DATA_OUT FEE_DATA_ALMOST_FULL_IN SLV_READ_IN SLV_WRITE_IN SLV_DATA_OUT | <pre>ctor(1 downto 0) : in std_logic; : out std_logic; : in std_logic; : out std_logic;</pre> | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN TRIGGER_IN TRIGGER_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_OUT FEE_DATA_WRITE_OUT FEE_DATA_ALMOST_FULL_IN SLV_READ_IN SLV_WRITE_IN | <pre>ctor(1 downto 0) : in std_logic; : out std_logic; : in std_logic; : out std_logic; : in std_logic; : out std_logic; : in std_logic; : in std_logic; : in std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(31 downto 0);</pre> | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN FAST_CLEAR_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_WRITE_OUT FEE_DATA_WRITE_OUT FEE_DATA_ALMOST_FULL_IN SLV_READ_IN SLV_WRITE_IN SLV_DATA_UT SLV_DATA_IN SLV_DATA_IN SLV_ADDR_IN | <pre>ctor(1 downto 0) : in std_logic; : out std_logic; : in std_logic; : out std_logic; : in std_logic; : in std_logic; : in std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(31 downto 0); : in std_logic_vector(15 downto 0);</pre> | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_IN DATA_IN TRIGGER_IN TRIGGER_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_WRITE_OUT FEE_DATA_WRITE_OUT FEE_DATA_WRITE_OUT FEE_DATA_WRITE_IN SLV_READ_IN SLV_READ_IN SLV_DATA_OUT SLV_DATA_IN | <pre>ctor(1 downto 0) : in std_logic; : out std_logic; : in std_logic; : out std_logic; : in std_logic; : out std_logic; : in std_logic; : in std_logic; : in std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(31 downto 0);</pre> | |
|); end component; component nx_event_buffer generic (BOARD_ID : std_logic_ve); port (CLK_IN RESET_IN RESET_IN RESET_DATA_BUFFER_IN NXYTER_OFFLINE_IN DATA_IN DATA_CLK_IN EVT_NOMORE_DATA_IN TRIGGER_IN FAST_CLEAR_IN TRIGGER_BUSY_OUT EVT_BUFFER_FULL_OUT FEE_DATA_WRITE_OUT FEE_DATA_WRITE_OUT FEE_DATA_ALMOST_FULL_IN SLV_READ_IN SLV_NRITE_IN SLV_DATA_IN SLV_DATA_IN SLV_DATA_IN SLV_ADDR_IN | <pre>ctor(1 downto 0) : in std_logic; : out std_logic; : in std_logic; : out std_logic; : in std_logic; : in std_logic; : in std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(31 downto 0); : in std_logic_vector(15 downto 0);</pre> | |

```
stdin
 Aug 17, 14 0:32
                                                                 Page 226/253
   ERROR_OUT
                           : out std_logic;
                           : out std_logic_vector(15 downto 0)
   DEBUG_OUT
end component;
component nx status event
 generic (
   BOARD_ID
                 : std logic vector(1 downto 0);
   VERSION NUMBER : std logic vector(3 downto 0));
   CLK IN
                          : in std_logic;
   RESET IN
                          : in std logic;
   NXYTER OFFLINE IN
                         : in std logic;
   TRIGGER IN
                          : in std_logic;
   FAST_CLEAR_IN
                          : in std logic;
   TRIGGER BUSY OUT
                         : out std logic;
   FEE_DATA_OUT
                         : out std_logic_vector(31 downto 0);
   FEE DATA WRITE OUT : out std logic;
   FEE_DATA_ALMOST_FULL_IN : in std_logic;
   INT_READ_OUT
                   : out std_logic;
   INT_ADDR_OUT
                         : out std_logic_vector(15 downto 0);
   INT ACK IN
                         : in std logic;
   INT_DATA_IN
                          : in std_logic_vector(31 downto 0);
   DEBUG_OUT
                          : out std_logic_vector(15 downto 0)
   );
end component;
component nx_histogram
 generic (
   BUS_WIDTH : integer
   );
 port (
   CLK IN
                         : in std logic;
   RESET IN
                         : in std logic;
   NUM AVERAGES IN
                         : in unsigned(2 downto 0);
   AVERAGE ENABLE IN
                         : in std logic;
   CHANNEL_ID_IN
                         : in std_logic_vector(BUS_WIDTH - 1 downto 0);
   CHANNEL_DATA_IN
                         : in std logic vector(31 downto 0);
                         : in std logic;
   CHANNEL_ADD_IN
                         : in std_logic;
   CHANNEL_WRITE_IN
   CHANNEL_WRITE_BUSY_OUT : out std_logic;
   CHANNEL_ID_READ_IN : in std_logic_vector(BUS_WIDTH - 1 downto 0);
   CHANNEL_READ_IN
                         : in std_logic;
   CHANNEL_DATA_OUT
                         : out std_logic_vector(31 downto 0);
   CHANNEL_DATA_VALID_OUT : out std_logic;
   CHANNEL_READ_BUSY_OUT : out std_logic;
   DEBUG OUT
                         : out std_logic_vector(15 downto 0));
end component;
component nx_histograms
 port (
                       : in std_logic;
   CLK_IN
                       : in std_logic;
   RESET IN
                       : in std_logic;
   RESET_HISTS_IN
                       : in std_logic;
   CHANNEL_FILL_IN
   CHANNEL_ID_IN
                       : in std_logic_vector(6 downto 0);
   CHANNEL ADC IN
                       : in std logic vector(11 downto 0);
   CHANNEL_TS_IN
                       : in std_logic_vector(8 downto 0);
   CHANNEL_PILEUP_IN : in std_logic;
   CHANNEL_OVERFLOW_IN : in std_logic;
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 227/253
   SLV_READ_IN
                        : in std_logic;
                       : in std logic;
   SLV_WRITE_IN
                       : out std logic vector(31 downto 0);
   SLV DATA OUT
   SLV DATA IN
                       : in std logic vector(31 downto 0);
                 : in std_logic;
: out std_logic;
                       : in std_logic_vector(15 downto 0);
   SLV_ADDR_IN
   SLV ACK OUT
   SLV NO MORE DATA OUT : out std logic;
   SLV_UNKNOWN_ADDR_OUT : out std_logic;
                    : out std logic vector(15 downto 0)
   DEBUG OUT
   );
end component;
component level to pulse
 port (
   CLK IN
                  : in std_logic;
              : in std_logic; in std_logic;
   RESET IN
   LEVEL IN
                : out std_logic
   PULSE OUT
   );
end component;
component pulse_to_level
 generic (
   NUM_CYCLES: integer range 2 to 15
   );
 port (
   CLK_IN : in std_logic;
   RESET_IN : in std_logic;
   PULSE IN : in std logic;
   LEVEL_OUT : out std_logic
   );
end component;
component signal_async_to_pulse
 generic (
   NUM FF: integer range 2 to 4
   );
 port (
            : in std_logic;
   CLK IN
   RESET_IN : in std_logic;
   PULSE A IN : in std logic;
   PULSE OUT : out std logic
   );
end component;
component signal_async_trans
 generic (
   NUM_FF : integer range 2 to 5
   );
 port (
   CLK IN
            : in std logic;
   SIGNAL_A_IN : in std_logic;
   SIGNAL OUT : out std logic
   );
end component;
component bus async trans
 generic (
   BUS_WIDTH: integer range 2 to 32;
   NUM FF
            : integer range 2 to 4);
```

```
stdin
 Aug 17, 14 0:32
                                                                 Page 228/253
 port (
   CLK_IN
               : in std_logic;
   RESET IN : in std logic;
   SIGNAL A IN : in std logic vector(BUS WIDTH - 1 downto 0);
   SIGNAL_OUT : out std_logic_vector(BUS_WIDTH - 1 downto 0)
end component;
component pulse dtrans
 generic (
   CLK RATIO : integer range 2 to 15
 port (
   CLK_A_IN : in std_logic;
   RESET A IN : in std logic;
   PULSE A IN : in std logic;
   CLK_B_IN : in std_logic;
   RESET B IN : in std logic;
   PULSE B OUT : out std logic
end component;
component Gray_Decoder
 generic (
   WIDTH: integer range 2 to 32
   );
 port (
           : in std_logic;
   CLK IN
   RESET_IN : in std_logic;
   GRAY_IN : in std_logic_vector(WIDTH - 1 downto 0);
   BINARY OUT : out std logic vector(WIDTH - 1 downto 0)
   );
end component;
component Gray_Encoder
 generic (
   WIDTH: integer range 2 to 32
   );
 port (
   CLK IN : in std logic;
   RESET IN : in std logic;
   BINARY_IN : in std_logic_vector(WIDTH - 1 downto 0);
   GRAY_OUT : out std_logic_vector(WIDTH - 1 downto 0)
   );
end component;
component pulse_delay
 generic (
   DELAY: integer range 2 to 16777216);
 port (
   CLK_IN : in std_logic;
   RESET_IN : in std_logic;
   PULSE IN : in std logic;
   PULSE_OUT : out std_logic
   );
end component;
component nx_fpga_timestamp
 port (
   CLK IN
                           : in std_logic;
                           : in std_logic;
   RESET_IN
   NX MAIN CLK IN
                           : in std logic;
```

| Aug 17, 14 0:32 | stdin | Page 229/253 |
|---|---|--------------------------------|
| TIMESTAMP_RESET_OUT : TRIGGER_IN : TIMESTAMP_HOLD_OUT : TIMESTAMP_TRIGGER_OUT : SLV_READ_IN : SLV_WRITE_IN : SLV_DATA_OUT : SLV_DATA_IN : SLV_ACK_OUT : SLV_NO_MORE_DATA_OUT : SLV_UNKNOWN_ADDR_OUT : | <pre>in std_logic; out std_logic; in std_logic; out unsigned(11 downto 0); out std_logic; in std_logic; in std_logic; out std_logic_vector(31 downto 0) in std_logic_vector(31 downto 0) out std_logic_vector(31 downto 0) out std_logic; out std_logic; out std_logic; out std_logic; out std_logic; out std_logic_vector(15 downto 0)</pre> | |
| component nx_trigger_handler port (CLK_IN RESET_IN NX_MAIN_CLK_IN NXYTER_OFFLINE_IN TIMING_TRIGGER_IN LVL1_TRG_DATA_VALID_IN LVL1_VALID_TIMING_TRG_IN LVL1_VALID_NOTIMING_TRG_IN LVL1_INVALID_TRG_IN LVL1_INVALID_TRG_IN LVL1_INVALID_TRG_IN | |) : |
| LVL1_TRG_NUMBER_IN LVL1_TRG_CODE_IN LVL1_TRG_INFORMATION_IN LVL1_INT_TRG_NUMBER_IN FEE_DATA_OUT FEE_DATA_WRITE_OUT FEE_DATA_FINISHED_OUT FEE_TRG_RELEASE_OUT FEE_TRG_STATUSBITS_OUT FEE_DATA_0 IN | <pre>in std_logic_vector(15 downto 0 : in std_logic_vector(7 downto 0 : in std_logic_vector(23 downto 0 : in std_logic_vector(15 downto 0 : in std_logic_vector(15 downto 0 : out std_logic_vector(31 downto 0 : out std_logic; : out std_logic; : out std_logic; : out std_logic; : out std_logic_vector(31 downto 0 : in std_logic_vector(31 downto 0 :</pre> | 0);); 0); 0); 0); |
| FEE_DATA_WRITE_0_IN FEE_DATA_1_IN FEE_DATA_WRITE_1_IN INTERNAL_TRIGGER_IN | <pre>: in std_logic; : in std_logic_vector(31 downto ()) : in std_logic; : out std_logic; : out std_logic; : out std_logic; : out std_logic;</pre> | |
| TRIGGER_STATUS_OUT TRIGGER_CALIBRATION_OUT FAST_CLEAR_OUT TRIGGER_BUSY_OUT NX_TESTPULSE_OUT SLV_READ_IN SLV_WRITE_IN SLV_DATA_OUT SLV_DATA_IN SLV_ADDR_IN | <pre>: out std_logic; : in std_logic; : in std_logic; : out std_logic; : out std_logic; : out std_logic_vector(31 downto 0) : in std_logic_vector(31 downto 0) : in std_logic_vector(15 downto 0)</pre> | 0); |
| SLV_ACK_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT DEBUG_OUT | <pre>: out std_logic; : out std_logic; : out std_logic; : out std_logic_vector(15 downto)</pre> | 0) |

```
stdin
 Aug 17, 14 0:32
                                                                                 Page 230/253
    );
end component;
component nx trigger generator
  port (
    CLK IN
                            : in std logic;
    RESET_IN
    RESET_IN : in std_logic;
TRIGGER_BUSY_IN : in std_logic;
    EXTERNAL_TRIGGER_OUT : out std_logic;
    INTERNAL_TRIGGER_OUT : out std_logic;
    DATA_IN : in std_logic_vector(43 downto 0);
    DATA_IN : In std_logic_vector(43 downto 0);

DATA_CLK_IN : in std_logic;

SLV_READ_IN : in std_logic;

SLV_MRITE_IN : in std_logic;

SLV_DATA_OUT : out std_logic_vector(31 downto 0);

SLV_DATA_IN : in std_logic_vector(31 downto 0);

SLV_ADDR_IN : in std_logic_vector(15 downto 0);

SLV_ACK_OUT : out std_logic;
    SLV_NO_MORE_DATA_OUT : out std_logic;
    SLV_UNKNOWN_ADDR_OUT : out std_logic;
    DEBUG_OUT
                   : out std_logic_vector(15 downto 0)
    );
end component;
-- Misc Tools
component timer
 generic (
    CTR WIDTH: integer range 2 to 32;
    STEP_SIZE: integer range 1 to 100
    );
  port (
    CLK_IN
                    : in std_logic;
    RESET IN : in std logic;
    TIMER_START_IN : in std_logic;
    TIMER_END_IN : in unsigned(CTR_WIDTH - 1 downto 0);
    TIMER_DONE_OUT : out std_logic
    );
end component;
component timer_static
  generic (
    CTR_WIDTH : integer range 2 to 32;
    CTR_END : integer;
    STEP_SIZE : integer range 1 to 100
    );
  port (
                     : in std_logic;
    CLK_IN
    RESET_IN : in std_logic;
    TIMER_START_IN : in std_logic;
    TIMER_DONE_OUT : out std_logic
    );
end component;
component nxyter_timestamp_sim
  port (
```

```
stdin
 Aug 17, 14 0:32
                                                                                           Page 231/253
     CLK_IN
                        : in std_logic;
     RESET IN
                       : in std_logic;
     TIMESTAMP OUT : out std logic vector(7 downto 0);
     CLK128 OUT : out std logic
end component;
type debug array t is array(integer range <>) of std logic vector(15 downto 0);
component debug multiplexer
  generic (
     NUM PORTS: integer range 1 to 32
     );
  port (
    CLK_IN
RESET_IN
                                : in std logic;
                                : in std logic;
    RESET_IN : in std_logic;

DEBUG_LINE_IN : in debug_array_t(0 to NUM_PORTS-1)

DEBUG_LINE_OUT : out std_logic_vector(15 downto 0);

SLV_READ_IN : in std_logic;

SLV_WRITE_IN : in std_logic;

SLV_DATA_OUT : out std_logic_vector(31 downto 0);

SLV_ADDR_IN : in std_logic_vector(31 downto 0);

SLV_ACK_OUT : in std_logic_vector(15 downto 0);

SLV_ACK_OUT : out std_logic;

SLV_ACK_OUT : out std_logic;
                                : in debug array t(0 to NUM PORTS-1);
     SLV_NO_MORE_DATA_OUT : out std_logic;
     SLV_UNKNOWN_ADDR_OUT : out std_logic
     );
end component;
end package;
-- One nXyter FEB
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.trb net std.all;
use work.trb_net_components.all;
use work.trb3 components.all;
use work.nxyter components.all;
entity nXyter_FEE_board is
  generic (
     BOARD_ID : std_logic_vector(1 downto 0) := "11"
     );
  port (
     CLK_IN
                                      : in std_logic;
     RESET_IN
                                      : in std_logic;
    CLK_NX_MAIN_IN : in std_logic;
CLK_ADC_IN : in std_logic;
    CLK_ADC_IN : in std_logic;
PLL_NX_CLK_LOCK_IN : in std_logic;
PLI_ADC_DCLK_LOCK_IN : in std_logic;
                                         : out std_logic;
     PLL_RESET_OUT
     TRIGGER_OUT
                                         : out std_logic;
     -- I2C Ports
                                         : inout std_logic; -- nXyter I2C fdata line
: inout std_logic; -- nXyter I2C Clock line
     I2C_SDA_INOUT
     I2C SCL INOUT
```

```
stdin
 Aug 17, 14 0:32
                                                                      Page 232/253
    I2C_SM_RESET_OUT
                                : inout std_logic; -- reset nXyter I2C SMachine
    I2C REG_RESET_OUT
                                : out std logic; -- reset I2C registers
    -- ADC SPI
    SPI_SCLK_OUT
                                : out std_logic;
                                : inout std logic;
    SPI SDIO INOUT
    SPI CSB OUT
                                : out std logic;
    -- nXyter Timestamp Ports
    NX_TIMESTAMP_CLK_IN : in std_logic;
    NX_TIMESTAMP_IN
                                : in std_logic_vector (7 downto 0);
   NX_TESTPULSE_OUT
                               : out std logic;
                                : out std logic;
    NX_TIMESTAMP_TRIGGER_OUT : out std_logic;
    -- ADC nXyter Pulse Hight Ports
    ADC_FCLK_IN : in std_logic_vector(1 downto 0);
   ADC_BCLK_IN : in std_logic_vector(1 downto 0);
ADC_SAMPLE_CLK_OUT : out std_logic;
ADC_A_IN : in std_logic_vector(1 downto 0);
ADC_B_IN : in std_logic_vector(1 downto 0);
ADC_NX_IN : in std_logic_vector(1 downto 0);
ADC_D_IN : in std_logic_vector(1 downto 0);
ADC_D_IN : in std_logic_vector(1 downto 0);
    -- Input Triggers
    TIMING_TRIGGER_IN
                               : in std_logic;
                                : in std logic;
    LVL1_TRG_DATA_VALID_IN
    LVL1 VALID TIMING TRG IN : in std logic;
    LVL1_VALID_NOTIMING_TRG_IN : in std_logic; -- Status + Info TypE
    LVL1_INVALID_TRG_IN
                             : in std logic;
    LVL1_TRG_TYPE_IN
                               : in std_logic_vector(3 downto 0);
   LVL1_TRG_NUMBER_IN
LVL1_TRG_CODE_IN
                               : in std_logic_vector(15 downto 0);
                                : in std logic vector(7 downto 0);
    LVL1_TRG_INFORMATION_IN
                              : in std_logic_vector(23 downto 0);
    LVL1 INT TRG NUMBER IN
                                : in std logic vector(15 downto 0);
    --Response from FEE
    FEE TRG RELEASE OUT
                                : out std logic;
    FEE_TRG_STATUSBITS_OUT
                                : out std logic vector(31 downto 0);
    FEE DATA OUT
                                : out std logic vector(31 downto 0);
    FEE_DATA_WRITE_OUT
                                : out std_logic;
    FEE_DATA_FINISHED_OUT
                                : out std logic;
    FEE_DATA_ALMOST_FULL_IN : in std_logic;
    -- TRBNet RegIO Port for the slave bus
    REGIO_DATA_OUT
                              : out std_logic_vector(31 downto 0);
    REGIO_READ_ENABLE_IN : in std_logic;
    REGIO_WRITE_ENABLE_IN : in std_logic;
   REGIO_TIMEOUT_IN
REGIO_DATAREADY_OUT
REGIO_WRITE_ACK_OUT
REGIO_NO_MORE_DATA_OUT
                                : in std_logic;
                               : out std logic;
                                : out std_logic;
                                : out std logic;
    REGIO_UNKNOWN_ADDR_OUT
                                : out std_logic;
    -- Debug Signals
    DEBUG LINE OUT
                                : out std logic vector(15 downto 0)
    );
end entity;
```

| Aug 17, 14 0:32 | stdin | Page 233/253 |
|--|--|---|
| | | |
| architecture Behavioral of nXyt | ter_FEE_board is | |
| Data Format Version constant VERSION_NUMBER | : std_logic_vector(3 downto 0) | := x"1"; |
| Signals | | |
| Bus Handler | | |
| constant NUM_PORTS | : integer := 13; | |
| signal slv_read signal slv_write signal slv_no_more_data signal slv_ack signal slv_addr signal slv_data_rd signal slv_data_wr signal slv_unknown_addr | <pre>: std_logic_vector(NUM_PORTS-1 : std_logic_vector(NUM_PORTS-1 : std_logic_vector(NUM_PORTS-1 : std_logic_vector(NUM_PORTS-1 : std_logic_vector(NUM_PORTS*3 : std_logic_vector(NUM_PORTS*3 : std_logic_vector(NUM_PORTS*3</pre> | downto 0); downto 0); downto 0); downto 0); 6-1 downto 0); 2-1 downto 0); |
| TRB Register signal nx_timestamp_reset signal nx_timestamp_reset_o signal i2c_reg_reset_o signal nxyter_online | | |
| NX Register Access signal i2c_lock signal i2c_command signal i2c_command_busy signal i2c_data signal i2c_data_bytes signal spi_lock signal spi_command signal spi_command signal spi_data signal spi_data signal nxyter_clock_on | <pre>: std_logic; : std_logic_vector(31 downto 0 : std_logic_vector(31 downto 0 : std_logic_vector(31 downto 0 : std_logic_vector(31 downto 0 : std_logic; : std_logic_vector(31 downto 0 : std_logic; : std_logic; : std_logic; : std_logic_vector(31 downto 0 : std_logic;</pre> |));)); |
| SPI Interface ADC signal spi_sdi signal spi_sdo | : std_logic; : std_logic; | |
| <pre> Data Receiver signal data_recv signal data_clk_recv signal pll_sadc_clk_lock signal disable_adc_receiver</pre> | |)); |
| Data Delay signal data_delayed signal data_clk_delayed signal data_fifo_delay | <pre>: std_logic_vector(43 downto 0 : std_logic; : std_logic_vector(7 downto 0)</pre> | |
| Data Validate signal timestamp signal timestamp_channel_id signal timestamp_status signal adc_data signal data_clk signal adc_tr_error | <pre>: std_logic_vector(13 downto 0 : std_logic_vector(6 downto 0) : std_logic_vector(2 downto 0) : std_logic_vector(11 downto 0 : std_logic; : std_logic;</pre> | ; ; |

```
stdin
Aug 17, 14 0:32
                                                                  Page 234/253
signal nx_token_return
                              : std_logic;
                              : std_logic;
signal nx_nomore_data
-- Trigger Validate
signal trigger_data
                              : std_logic_vector(31 downto 0);
signal trigger_data_clk
                              : std logic;
                              : std logic;
signal event buffer clear
signal trigger validate busy : std logic;
signal validate nomore data : std logic;
signal trigger_validate_fill
                               : std logic;
signal trigger validate bin
                               : std logic vector(6 downto 0);
signal trigger validate adc
                               : std logic vector(11 downto 0);
signal trigger validate ts
                               : std_logic_vector(8 downto 0);
signal trigger_validate_pileup : std_logic;
signal trigger_validate_ovfl : std_logic;
signal reset_hists
                               : std_logic;
-- Event Buffer
signal fee_data_o_0
                              : std_logic_vector(31 downto 0);
signal fee_data_write_o_0
                              : std_logic;
signal trigger_evt_busy_0
                              : std_logic;
signal evt_buffer_full
                              : std_logic;
signal fee trg statusbits o
                              : std logic vector(31 downto 0);
signal fee_data_o
                              : std_logic_vector(31 downto 0);
signal fee_data_write_o
                              : std logic;
signal fee_data_finished_o
                              : std logic;
signal fee_almost_full_i
                              : std_logic;
-- Calib Event
signal fee_data_o_1
                              : std_logic_vector(31 downto 0);
signal fee_data_write_o_1
                              : std_logic;
signal trigger evt busy 1
                              : std logic;
signal int read
                              : std logic;
signal int addr
                              : std_logic_vector(15 downto 0);
signal int ack
                              : std logic;
signal int_data
                              : std_logic_vector(31 downto 0);
-- Trigger Handler
signal trigger
                              : std_logic;
signal timestamp_trigger
                              : std logic;
signal trigger timing
                              : std logic;
signal trigger_status
                              : std_logic;
                              : std_logic;
signal trigger_calibration
                              : std logic;
signal trigger_busy
                              : std_logic;
signal fast_clear
signal fee_trg_release_o
                              : std logic;
-- FPGA Timestamp
signal timestamp_hold
                              : unsigned(11 downto 0);
-- Trigger Generator
signal internal_trigger
                              : std_logic;
-- Error
signal error_all
                              : std_logic_vector(7 downto 0);
signal error data receiver
                              : std logic;
signal error_data_validate
                              : std_logic;
signal error_event_buffer
                              : std_logic;
```

```
stdin
Aug 17, 14 0:32
                                                              Page 235/253
 -- Debug Handler
 constant DEBUG_NUM_PORTS
                             : integer := 14;
 signal debug line
                             : debug array t(0 to DEBUG NUM PORTS-1);
begin
-- DEBUG
 -- DEBUG LINE OUT(0) <= CLK IN;
 -- DEBUG_LINE_OUT(15 downto 0) <= (others => '0');
 -- See Multiplexer
-- Errors
 error_all(7 downto 4) <= (others => '0');
-- Port Maps
 THE_BUS_HANDLER: trb_net16_regio_bus_handler
   generic map(
     PORT_NUMBER
                       => NUM_PORTS,
                       => (0 => x"0100",
                                            -- NX Status Handler
     PORT ADDRESSES
                             1 = x"0040"
                                           -- I2C Master
                                           -- Data Receiver
                             2 \Rightarrow x"0500",
                             3 = x"0080",
                                           -- Event Buffer
                                           -- SPI Master
                             4 => x"0060",
                             5 = x"0140"
                                           -- Trigger Generator
                             6 = x"0120"
                                            -- Data Validate
                             7 = x"0160"
                                            -- Trigger Handler
                             8 = x''0400''
                                            -- Trigger Validate
                             9 = x"0200"
                                            -- NX Register Setup
                            10 => x"0800",
                                            -- NX Histograms
                            11 => x"0020",
                                             -- Debug Handler
                            12 => x"0000",
                                             -- Data Delay
                             others => x"0000"
                             ),
                       => ( 0 => 4,
                                           -- NX Status Handler
     PORT_ADDR_MASK
                                           -- I2C master
                             1 => 1.
                                           -- Data Receiver
                             2 = 5,
                             3 = 3,
                                           -- Event Buffer
                                            -- SPI Master
                             4 = > 0,
                             5 => 3,
                                            -- Trigger Generator
                                            -- Data Validate
                             6 => 5,
                             7 = 4
                                            -- Trigger Handler
                                            -- Trigger Validate
                             8 => 6,
                             9 => 9,
                                            -- NX Register Setup
                            10 => 11,
                                            -- NX Histograms
                            11 => 0,
                                             -- Debug Handler
                            12 => 3,
                                             -- Data Delay
                             others => 0
                             ),
```

| Aug 17, 14 0:32 | stdin | Page 236/253 |
|---|---|--------------|
| PORT_MASK_ENABLE | => 1 | - |
| port map(| | |
| CLK | => CLK_IN, | |
| RESET | => RESET_IN, | |
| DAT_ADDR_IN DAT_DATA_IN DAT_DATA_OUT DAT_CATA_OUT DAT_READ_ENABLE_IN DAT_WRITE_ENABLE_IN DAT_TIMEOUT_IN DAT_DATAREADY_OUT DAT_WRITE_ACK_OUT DAT_NO_MORE_DATA_OUT DAT_UNKNOWN_ADDR_OUT | => REGIO_ADDR_IN, => REGIO_DATA_IN, => REGIO_DATA_OUT, => REGIO_DATA_OUT, => REGIO_READ_ENABLE_IN, => REGIO_WRITE_ENABLE_IN, => REGIO_TIMEOUT_IN, => REGIO_DATAREADY_OUT, => REGIO_WRITE_ACK_OUT, => REGIO_NO_MORE_DATA_OUT, => REGIO_UNKNOWN_ADDR_OUT, | |
| All NXYTER Ports BUS_READ_ENABLE_OUT BUS_WRITE_ENABLE_OUT BUS_DATA_OUT BUS_DATA_IN BUS_ADDR_OUT BUS_TIMEOUT_OUT BUS_DATAREADY_IN BUS_WRITE_ACK_IN BUS_NO_MORE_DATA_IN | <pre>=> slv_read, => slv_write, => slv_data_wr, => slv_data_rd, => slv_addr, => open, => slv_ack, => slv_ack, => slv_no_more_data, => slv_unknown_addr,</pre> | |
| DEBUG STAT_DEBUG); | => open | |
| Registers | | |
| nx_status_1: nx_status port map (CLK_IN RESET_IN | => CLK_IN, => RESET_IN, | |
| PLL_NX_CLK_LOCK_IN PLL_ADC_DCLK_LOCK_IN PLL_ADC_SCLK_LOCK_IN PLL_RESET_OUT | => PLL_NX_CLK_LOCK_IN, => PLL_ADC_DCLK_LOCK_IN, => pll_sadc_clk_lock, => PLL_RESET_OUT, | |
| I2C_SM_RESET_OUT I2C_REG_RESET_OUT NX_ONLINE_OUT | <pre>=> I2C_SM_RESET_OUT, => i2c_reg_reset_o, => nxyter_online,</pre> | |
| ERROR_ALL_IN | <pre>=> error_all,</pre> | |
| SLV_READ_IN SLV_WRITE_IN SLV_DATA_OUT SLV_DATA_IN SLV_ADDR_IN SLV_ACK_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT | <pre>=> slv_read(0), => slv_write(0), => slv_data_rd(0*32+31 downto 0*32 => slv_data_wr(0*32+31 downto 0*32 => slv_addr(0*16+15 downto 0*16), => slv_ack(0), => slv_no_more_data(0), => slv_unknown_addr(0),</pre> | |
| DEBUG_OUT | => debug_line(0) | |

```
stdin
Aug 17, 14 0:32
                                                                  Page 237/253
     );
 nx register setup 1: nx register setup
   port map (
     CLK_IN
                          => CLK_IN,
     RESET IN
                          => RESET IN,
     I2C ONLINE IN
                          => nxyter online,
     I2C_COMMAND_OUT
                          => i2c command,
     I2C COMMAND BUSY IN => i2c command busy,
     I2C DATA IN
                          => i2c data.
     I2C_DATA_BYTES_IN
                          => i2c_data_bytes,
     I2C_LOCK_OUT
                          => i2c lock,
                          => i2c reg reset o.
     I2C_REG_RESET_IN
     SPI COMMAND OUT
                          => spi command,
     SPI_COMMAND_BUSY_IN => spi_command_busy,
                          => spi data,
     SPI DATA IN
     SPI_LOCK_OUT
                          => spi_lock,
     INT READ IN
                          => int read.
     INT ADDR IN
                          => int addr,
     INT_ACK_OUT
                          => int_ack,
     INT_DATA_OUT
                          => int_data,
     NX CLOCK ON OUT
                          => nxyter clock on,
     SLV_READ_IN
                         => slv_read(9),
                          => slv_write(9),
     SLV_WRITE_IN
                          => slv data rd(9*32+31 downto 9*32),
     SLV DATA OUT
                         => slv_data_wr(9*32+31 downto 9*32),
     SLV_DATA_IN
     SLV_ADDR_IN
                          => slv addr(9*16+15 downto 9*16),
                          => slv ack(9),
     SLV ACK OUT
     SLV_NO_MORE_DATA_OUT => slv_no_more_data(9),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(9),
     DEBUG OUT
                          => debug line(1)
     );
-- I2C master block for accessing the nXyter
 nx_i2c_master_1: nx_i2c_master
   generic map (
     I2C SPEED \Rightarrow x"3e8"
   port map (
     CLK IN
                           => CLK IN,
     RESET IN
                           => RESET IN,
     SDA INOUT
                           => I2C_SDA_INOUT,
     SCL INOUT
                          => I2C SCL INOUT,
     INTERNAL_COMMAND_IN => i2c_command,
     COMMAND_BUSY_OUT
                           => i2c_command_busy,
                           => i2c_data,
     I2C_DATA_OUT
     I2C_DATA_BYTES_OUT
                         => i2c_data_bytes,
                           => i2c_lock,
     I2C_LOCK_IN
                           => slv read(1),
     SLV READ IN
                           => slv_write(1),
     SLV_WRITE_IN
                           => slv_data_rd(1*32+31 downto 1*32),
     SLV_DATA_OUT
                           => slv_data_wr(1*32+31 downto 1*32),
     SLV_DATA_IN
     SLV_ADDR_IN
                           => slv_addr(1*16+15 downto 1*16),
     SLV_ACK_OUT
                           => slv_ack(1),
     SLV NO MORE DATA OUT => slv no more data(1),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(1),
     DEBUG OUT
                           => debug line(2)
```

```
stdin
Aug 17, 14 0:32
                                                                       Page 238/253
     );
-- SPI master block to access the ADC
 adc spi master 1: adc spi master
   generic map (
     SPI SPEED => x"c8"
   port map (
     CLK IN
                            => CLK IN,
                            => RESET IN.
     RESET IN
     SCLK OUT
                            => SPI SCLK OUT,
     SDIO_INOUT
                           => SPI SDIO INOUT,
     CSB OUT
                            => SPI CSB OUT,
     INTERNAL_COMMAND_IN => spi_command,
     COMMAND_ACK_OUT
                           => spi command busy,
    COMMAND_ACK_COT
SPI_DATA_OUT
SPI_LOCK_IN
SLV_READ_IN
SLV_WRITE_IN
SLV_DATA_OUT
                            => spi data,
                           => spi_lock,
                           => slv_read(4),
                            => slv write(4),
                            => slv_data_rd(4*32+31 downto 4*32),
                            => slv_data_wr(4*32+31 downto 4*32),
     SLV_DATA_IN
     SLV ACK OUT
                            => slv ack(4),
     SLV_NO_MORE_DATA_OUT => slv_no_more_data(4),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(4),
     DEBUG_OUT
                            => debug_line(3)
     );
 nx_fpga_timestamp_1: nx_fpga_timestamp
   port map (
     CLK IN
                                => CLK IN,
     RESET IN
                               => RESET IN.
     NX_MAIN_CLK_IN => CLK_NX_MAIN_IN,
TIMESTAMP_RESET_IN => nx_timestamp_reset,
     TIMESTAMP_RESET_OUT
                                => nx_timestamp_reset_o,
     TRIGGER_IN
                                => timestamp_trigger,
     TIMESTAMP HOLD OUT
                                => timestamp hold,
     TIMESTAMP_TRIGGER_OUT
                                => NX_TIMESTAMP_TRIGGER_OUT,
     SLV_READ_IN
                                => open,
     SLV_WRITE_IN
                                => open,
     SLV_DATA_OUT
                                => open,
     SLV_DATA_IN
                                => open,
     SLV_ACK_OUT
                                => open,
     SLV_NO_MORE_DATA_OUT
                                => open,
     SLV_UNKNOWN_ADDR_OUT
                                => open,
     DEBUG_OUT
                                => debug_line(4)
     );
 nx_trigger_handler_1: nx_trigger_handler
   port map (
```

| Aug 17, 14 0:32 | stdin | Page 239/25 |
|--|--|-------------|
| CLK_IN | => CLK_IN, | |
| RESET_IN | => RESET_IN, | |
| NX_MAIN_CLK_IN NXYTER_OFFLINE_IN | => CLK_NX_MAIN_IN, => not nxyter_online, | |
| NXITER_OFF DINE_IN | -> not mayter_online, | |
| TIMING_TRIGGER_IN | => TIMING_TRIGGER_IN, | |
| LVL1_TRG_DATA_VALID_IN | => LVL1_TRG_DATA_VALID_IN, | |
| LVL1_VALID_TIMING_TRG_IN | | |
| | => LVL1_VALID_NOTIMING_TRG_IN, | |
| LVL1_INVALID_TRG_IN | => LVL1_INVALID_TRG_IN, | |
| LVL1_TRG_TYPE_IN | => LVL1_TRG_TYPE_IN, | |
| LVL1_TRG_NUMBER_IN | => LVL1_TRG_NUMBER_IN, | |
| LVL1_TRG_CODE_IN | => LVL1_TRG_CODE_IN, | |
| LVL1_TRG_INFORMATION_IN | => LVL1_TRG_INFORMATION_IN, | |
| LVL1_INT_TRG_NUMBER_IN | => LVL1_INT_TRG_NUMBER_IN, | |
| FEE_DATA_OUT | => FEE_DATA_OUT, | |
| FEE_DATA_WRITE_OUT | => FEE_DATA_WRITE_OUT, | |
| FEE_DATA_FINISHED_OUT | => FEE_DATA_FINISHED_OUT, | |
| FEE_TRG_RELEASE_OUT | => FEE_TRG_RELEASE_OUT, | |
| FEE_TRG_STATUSBITS_OUT | => FEE_TRG_STATUSBITS_OUT, | |
| FEE_DATA_0_IN | => fee_data_o_0, | |
| FEE_DATA_WRITE_0_IN | <pre>=> fee_data_write_o_0,</pre> | |
| FEE_DATA_1_IN | => fee_data_o_1, | |
| FEE_DATA_WRITE_1_IN | => fee_data_write_o_1, | |
| INTERNAL_TRIGGER_IN | => internal_trigger, | |
| TRIGGER_VALIDATE_BUSY_IN | => trigger_validate_busy, | |
| TRIGGER_BUSY_0_IN | => trigger_evt_busy_0, | |
| TRIGGER_BUSY_1_IN | <pre>=> trigger_evt_busy_1,</pre> | |
| VALID_TRIGGER_OUT | => trigger, | |
| TIMESTAMP_TRIGGER_OUT | => timestamp_trigger, | |
| TRIGGER_TIMING_OUT | <pre>=> trigger_timing,</pre> | |
| TRIGGER_STATUS_OUT | => trigger_status, | |
| TRIGGER_CALIBRATION_OUT | => trigger_calibration, | |
| FAST_CLEAR_OUT | => fast_clear, | |
| TRIGGER_BUSY_OUT | => trigger_busy, | |
| NX_TESTPULSE_OUT | => NX_TESTPULSE_OUT, | |
| SLV_READ_IN | => slv_read(7), | |
| SLV_WRITE_IN | <pre>=> slv_write(7),</pre> | |
| SLV_DATA_OUT | => slv_data_rd(7*32+31 downto 7* | |
| SLV_DATA_IN | => slv_data_wr(7*32+31 downto 7* | |
| SLV_ADDR_IN | => slv_addr(7*16+15 downto 7*16) | , |
| SLV_ACK_OUT SLV_NO_MORE_DATA_OUT | => slv_ack(7), => slv_no_more_data(7), | |
| SLV_NO_MORE_DATA_001 SLV_UNKNOWN_ADDR_OUT | => slv_no_more_data(7), => slv_unknown_addr(7), | |
| DEBUG_OUT | => debug_line(5) | |
|); | -> debug_fine(5) | |
| NX Trigger Generator | | |
| | | |
| nx_trigger_generator_1: nx_tri | gger_generator | |
| port map (| | |
| CLK_IN => CL | K_IN, | |

```
stdin
Aug 17, 14 0:32
                                                                  Page 240/253
     RESET_IN
                          => RESET_IN,
     TRIGGER BUSY IN
                          => trigger busy,
     EXTERNAL TRIGGER OUT => TRIGGER OUT,
     INTERNAL_TRIGGER_OUT => internal_trigger,
     DATA IN
                          => data recv,
     DATA_CLK_IN
                          => data clk recv.
     SLV READ IN
                          => slv read(5).
     SLV_WRITE_IN
                          => slv write(5),
                          => slv data rd(5*32+31 downto 5*32),
     SLV_DATA_OUT
     SLV_DATA_IN
                          => slv data wr(5*32+31 downto 5*32),
     SLV_ADDR_IN
                          => slv addr(5*16+15 downto 5*16),
     SLV_ACK_OUT
                          => slv ack(5),
     SLV NO MORE DATA OUT => slv no more data(5),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(5),
     DEBUG OUT
                          => debug_line(6)
     );
-- nXvter Data Receiver
 nx_data_receiver_1: nx_data_receiver
   generic map (
     DEBUG_ENABLE => true
   port map (
     CLK IN
                           => CLK IN,
     RESET_IN
                         => RESET_IN,
                         => trigger_timing, -- for debugging only
     TRIGGER_IN
     NX ONLINE IN
                           => nxyter online,
                           => nxyter_clock_on,
     NX_CLOCK_ON_IN
     NX_TIMESTAMP_CLK_IN
                            => NX TIMESTAMP CLK IN,
     NX TIMESTAMP IN
                            => NX TIMESTAMP IN,
     NX_TIMESTAMP_RESET_OUT => nx_timestamp_reset,
                           => CLK_ADC_IN,
     ADC_CLK_DAT_IN
     ADC_FCLK_IN
                            => ADC_FCLK_IN,
     ADC_DCLK_IN
                           => ADC_DCLK_IN,
     ADC_SAMPLE_CLK_OUT
                           => ADC SAMPLE CLK OUT,
     ADC_A_IN
                           => ADC_A_IN,
                           => ADC_B_IN,
     ADC_B_IN
     ADC_NX_IN
                           => ADC NX IN,
     ADC_D_IN
                            => ADC_D_IN,
     ADC_SCLK_LOCK_OUT
                            => pll_sadc_clk_lock,
     DATA_OUT
                            => data_recv,
     DATA_CLK_OUT
                            => data_clk_recv,
                            => slv_read(2),
     SLV_READ_IN
                            => slv_write(2),
     SLV_WRITE_IN
                            => slv_data_rd(2*32+31 downto 2*32),
     SLV_DATA_OUT
                            => slv_data_wr(2*32+31 downto 2*32),
     SLV_DATA_IN
     SLV_ADDR_IN
                            => slv_addr(2*16+15 downto 2*16),
                            => slv ack(2),
     SLV ACK OUT
     SLV_NO_MORE_DATA_OUT => slv_no_more_data(2),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(2),
```

```
stdin
Aug 17, 14 0:32
                                                              Page 241/253
     ADC_TR_ERROR_IN
                          => adc_tr_error,
                          => disable adc receiver.
     DISABLE_ADC_OUT
                          => error data receiver,
     ERROR OUT
                          => debug line(7)
     DEBUG OUT
-- NX and ADC Data Delay FIFO
______
 nx data delay 1: nx data delay
   port map (
     CLK IN
                        => CLK IN,
     RESET IN
                        => RESET_IN,
     DATA IN
                        => data recv.
     DATA CLK IN
                        => data clk recv,
                        => data delayed,
     DATA OUT
     DATA CLK OUT
                        => data clk delayed,
     FIFO_DELAY_IN
                        => data_fifo_delay,
     SLV READ IN
                        => slv_read(12),
     SLV_WRITE_IN
                        => slv_write(12),
                        => slv data rd(12*32+31 downto 12*32),
     SLV DATA OUT
     SLV_DATA_IN
                        => slv_data_wr(12*32+31 downto 12*32),
                        => slv addr(12*16+15 downto 12*16),
     SLV ADDR IN
                        => slv ack(12),
     SLV ACK OUT
     SLV_NO_MORE_DATA_OUT => slv_no_more_data(12),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(12),
     DEBUG OUT
                        => debug line(8)
     );
______
-- Timestamp Decoder and Valid Data Filter
 nx_data_validate_1: nx_data_validate
   port map (
     CLK IN
                          => CLK IN.
     RESET_IN
                          => RESET_IN,
     DATA IN
                          => data delayed,
     DATA_CLK_IN
                          => data_clk_delayed,
     TIMESTAMP_OUT
                          => timestamp,
                          => timestamp_channel_id,
     CHANNEL_OUT
     TIMESTAMP_STATUS_OUT => timestamp_status,
                          => adc data,
     ADC_DATA_OUT
     DATA_CLK_OUT
                          => data clk,
     NX TOKEN RETURN OUT
                          => nx token return,
     NX_NOMORE_DATA_OUT
                          => nx_nomore_data,
     SLV READ IN
                          => slv read(6),
     SLV_WRITE_IN
                          => slv_write(6),
     SLV_DATA_OUT
                          => slv_data_rd(6*32+31 downto 6*32),
                          => slv data wr(6*32+31 downto 6*32),
     SLV DATA IN
                          => slv_addr(6*16+15 downto 6*16),
     SLV_ADDR_IN
     SLV_ACK_OUT
                          => slv_ack(6),
     SLV NO MORE DATA OUT => slv no more data(6),
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 242/253
     SLV_UNKNOWN_ADDR_OUT
                           => slv_unknown_addr(6),
     ADC TR ERROR OUT
                            => adc tr error,
     DISABLE ADC IN
                            => disable adc receiver,
                            => error_data_validate,
     ERROR_OUT
                            => debug_line(9)
     DEBUG OUT
-- NX Trigger Validate
 nx trigger validate 1: nx trigger validate
   generic map (
     BOARD ID
                   => BOARD ID.
     VERSION NUMBER => VERSION NUMBER
   port map (
                              => CLK_IN,
     CLK IN
                              => RESET IN,
     RESET IN
     DATA CLK IN
                              => data clk,
     TIMESTAMP IN
                              => timestamp,
                              => timestamp_channel_id,
     CHANNEL_IN
                             => timestamp status,
     TIMESTAMP_STATUS_IN
                             => adc_data,
     ADC_DATA_IN
     NX_TOKEN_RETURN_IN
                              => nx token return,
                              => nx nomore data,
     NX NOMORE DATA IN
     TRIGGER IN
                              => trigger,
     TRIGGER_CALIBRATION_IN => trigger_calibration,
                              => trigger_busy,
     TRIGGER_BUSY_IN
                              => fast_clear,
     FAST_CLEAR_IN
     TRIGGER BUSY OUT
                              => trigger validate busy,
                              => timestamp_hold,
     TIMESTAMP_FPGA_IN
     DATA FIFO DELAY OUT
                              => data fifo delay,
     DATA OUT
                              => trigger data,
     DATA CLK OUT
                              => trigger data clk.
     NOMORE DATA OUT
                              => validate nomore data,
                              => event buffer clear,
     EVT BUFFER CLEAR OUT
     EVT_BUFFER_FULL_IN
                              => evt_buffer_full,
     HISTOGRAM_RESET_OUT
                              => reset hists,
     HISTOGRAM_FILL_OUT
                              => trigger_validate_fill,
                              => trigger_validate_bin,
     HISTOGRAM_BIN_OUT
     HISTOGRAM_ADC_OUT
                              => trigger validate adc,
     HISTOGRAM_TS_OUT
                              => trigger_validate_ts,
     HISTOGRAM_PILEUP_OUT
                              => trigger_validate_pileup,
                              => trigger_validate_ovfl,
     HISTOGRAM_OVERFLOW_OUT
     SLV_READ_IN
                              => slv_read(8),
     SLV WRITE IN
                              => slv write(8),
                              => slv_data_rd(8*32+31 downto 8*32),
     SLV_DATA_OUT
                              => slv_data_wr(8*32+31 downto 8*32),
     SLV_DATA_IN
                              => slv_addr(8*16+15 downto 8*16),
     SLV_ADDR_IN
                              => slv_ack(8),
     SLV_ACK_OUT
     SLV_NO_MORE_DATA_OUT
                              => slv_no_more_data(8),
     SLV UNKNOWN ADDR OUT
                              => slv unknown addr(8),
                              => debug_line(10)
     DEBUG_OUT
     );
```

| Aug 17, 14 0:32 | stdin | Page 243/253 |
|--|--|--------------|
| | | |
| Data Buffer FIFO | | |
| | | |
| nx_event_buffer_1: nx_event_ | _buffer | |
| generic map (BOARD_ID => BOARD_) | _ID | |
| port map (| | |
| CLK_IN | => CLK_IN, | |
| RESET_IN RESET_DATA_BUFFER_IN | <pre>=> RESET_IN, => event_buffer_clear,</pre> | |
| NXYTER_OFFLINE_IN | => not nxyter_online, | |
| DATA_IN | => trigger_data, | |
| DATA_CLK_IN | <pre>=> trigger_data_clk,</pre> | |
| EVT_NOMORE_DATA_IN | => validate_nomore_data, | |
| TRIGGER_IN | <pre>=> trigger_timing, => fagt gloor</pre> | |
| FAST_CLEAR_IN TRIGGER_BUSY_OUT | <pre>=> fast_clear, => trigger_evt_busy_0,</pre> | |
| EVT_BUFFER_FULL_OUT | => evt_buffer_full, | |
| FEE_DATA_OUT | <pre>=> fee_data_o_0,</pre> | |
| FEE_DATA_WRITE_OUT | => fee_data_write_o_0, | |
| FEE_DATA_ALMOST_FULL_IN | => FEE_DATA_ALMOST_FULL_IN, | |
| SLV_READ_IN | => slv_read(3), | |
| SLV_WRITE_IN | => slv_write(3), | *20\ |
| SLV_DATA_OUT SLV_DATA_IN | => slv_data_rd(3*32+31 downto 3 => slv_data_wr(3*32+31 downto 3 | |
| SLV_ADDR_IN | => slv_addr(3*16+15 downto 3*16 | |
| SLV_ACK_OUT | => slv_ack(3), | |
| SLV_NO_MORE_DATA_OUT | => slv_no_more_data(3), | |
| SLV_UNKNOWN_ADDR_OUT | => slv_unknown_addr(3), | |
| ERROR_OUT | => error_event_buffer, | |
| DEBUG_OUT); | => debug_line(11) | |
| nx_status_event_1: nx_status | s event | |
| generic map (| | |
| BOARD_ID => BOARI |)_ID, | |
| <pre>VERSION_NUMBER => VERSI)</pre> | ION_NUMBER | |
| port map (| | |
| CLK_IN RESET_IN | => CLK_IN, => RESET_IN, | |
| NXYTER_OFFLINE_IN | => not nxyter_online, | |
| TRIGGER_IN | => trigger_status, | |
| | => fast_clear, | |
| | => trigger_evt_busy_1, | |
| FEE_DATA_OUT FEE_DATA_WRITE_OUT | => fee_data_write o 1, | |
| FEE_DATA_ALMOST_FULL_IN | => FEE_DATA_ALMOST_FULL_IN, | |
| | => int_read, | |
| INT_ADDR_OUT INT_ACK_IN | <pre>=> int_addr, => int_ack,</pre> | |
| INT_DATA_IN | => int_ack, => int_data, | |
| DEBUG_OUT | => debug_line(13) | |
|); | | |

```
stdin
 Aug 17, 14 0:32
                                                                   Page 244/253
 nx_histograms_1: nx_histograms
   port map (
     CLK IN
                                 => CLK IN,
     RESET_IN
                                 => RESET_IN,
     RESET HISTS IN
                                 => reset hists,
     CHANNEL FILL IN
                                 => trigger validate fill,
                                 => trigger validate bin,
     CHANNEL_ID_IN
                                 => trigger validate adc,
     CHANNEL ADC IN
     CHANNEL_TS_IN
                                 => trigger_validate_ts,
     CHANNEL_PILEUP_IN
                                 => trigger validate pileup,
     CHANNEL OVERFLOW IN
                                 => trigger validate ovfl,
     SLV_READ_IN
                                 => slv read(10),
     SLV_WRITE_IN
                                 => slv write(10),
     SLV_DATA_OUT
                                 => slv_data_rd(10*32+31 downto 10*32),
                                 => slv_data_wr(10*32+31 downto 10*32),
     SLV_DATA_IN
     SLV_ADDR_IN
                                 => slv_addr(10*16+15 downto 10*16),
     SLV_ACK_OUT
                                 => slv_ack(10),
     SLV_NO_MORE_DATA_OUT
                                 => slv_no_more_data(10),
     SLV UNKNOWN ADDR OUT
                                 => slv unknown addr(10),
     DEBUG_OUT
                                 => debug_line(12)
     );
-- nXyter Signals
NX_RESET_OUT
                      <= not nx_timestamp_reset_o;</pre>
 I2C REG RESET OUT <= not i2c reg reset o;
-- DEBUG Line Select
 debug_multiplexer_1: debug_multiplexer
   generic map (
     NUM_PORTS => DEBUG_NUM_PORTS
   port map (
     CLK_IN
                          => CLK_IN,
     RESET_IN
                          => RESET_IN,
                          => debug_line,
     DEBUG_LINE_IN
     DEBUG_LINE_OUT
                          => DEBUG_LINE_OUT,
                          => slv_read(11),
     SLV_READ_IN
                          => slv_write(11),
     SLV_WRITE_IN
                          => slv_data_rd(11*32+31 downto 11*32),
     SLV_DATA_OUT
                          => slv_data_wr(11*32+31 downto 11*32),
     SLV_DATA_IN
     SLV_ADDR_IN
                          => slv_addr(11*16+15 downto 11*16),
     SLV ACK OUT
                          => slv ack(11),
     SLV_NO_MORE_DATA_OUT => slv_no_more_data(11),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(11)
      );
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 245/253
 --DEBUG LINE_OUT <= (others => '0');
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use work.nxyter components.all;
entity pulse delay is
 generic (
   DELAY : integer range 2 to 16777216 := 100
   );
 port (
   CLK_IN
                : in std_logic;
   RESET_IN
                : in std_logic;
   PULSE IN
                : in std_logic;
                 : out std_logic
   PULSE_OUT
   );
end entity;
architecture Behavioral of pulse_delay is
 signal start_timer_x : std_logic;
 signal start_timer : std_logic;
 signal timer_done : std_logic;
 signal pulse o
                     : std logic;
 type STATES is (IDLE,
                 WAIT TIMER
 signal STATE, NEXT_STATE : STATES;
begin
 timer_static_1: timer_static
   generic map (
     CTR_WIDTH => 24,
     CTR END => (DELAY - 1)
   port map (
     CLK IN
                    => CLK IN,
     RESET IN
                  => RESET IN,
     TIMER_START_IN => start_timer,
     TIMER_DONE_OUT => timer_done
     );
 PROC_CONVERT_TRANSFER: process(CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
       start timer <= '0';
       STATE
                     <= IDLE;
     else
       start timer
                     <= start timer x;
```

```
stdin
 Aug 17, 14 0:32
                                                                   Page 246/253
        STATE
                       <= NEXT_STATE;
      end if;
    end if;
  end process PROC CONVERT TRANSFER;
  PROC CONVERT: process(STATE,
                       PULSE IN,
                       timer done
 begin
    pulse o
                          <= '0';
    case STATE is
     when IDLE =>
       if (PULSE IN = '1') then
         start timer x
                          <= '1';
         pulse o
                          <= '0';
         NEXT STATE
                          <= WAIT TIMER;
        else
         start_timer_x <= '0';
         pulse_o
                           <= '0';
         NEXT STATE
                          <= IDLE;
        end if;
      when WAIT TIMER =>
       start_timer_x
                          <= '0';
       if (timer_done = '0') then
                          <= '0';
         pulse o
         NEXT_STATE
                          <= WAIT_TIMER;
        else
                          <= '1';
         pulse o
         NEXT STATE
                          <= IDLE;
        end if;
    end case;
 end process PROC CONVERT;
 -- Output Signals
 PULSE_OUT <= pulse_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
use work.nxyter_components.all;
entity pulse_dtrans is
 generic (
    CLK_RATIO : integer range 2 to 15 := 4
    );
 port (
                : in std_logic;
    CLK_A_IN
   RESET_A_IN : in std_logic;
   PULSE_A_IN : in std_logic;
CLK_B_IN : in std_logic;
    RESET_B_IN : in std_logic;
    PULSE_B_OUT : out std_logic
    );
end entity;
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 247/253
architecture Behavioral of pulse_dtrans is
-- attribute HGROUP : string;
-- attribute HGROUP of Behavioral : architecture is "PULSE DTRANS";
 signal pulse_a_l
                      : std_logic;
 signal pulse b o
                     : std logic;
begin
  -- Clock A Domain
 pulse to level 1: pulse to level
   generic map (
     NUM CYCLES => CLK RATIO
   port map (
     CLK IN
               => CLK_A_IN,
     RESET_IN => RESET_A_IN,
     PULSE_IN => PULSE_A_IN,
     LEVEL_OUT => pulse_a_l
     );
  -- Clock B Domain
  signal_async_to_pulse_1: signal_async_to_pulse
   generic map (
     NUM_FF => 2
   port map (
                => CLK B IN,
     CLK IN
     RESET_IN => RESET_B_IN,
     PULSE A IN => pulse a 1,
     PULSE OUT => pulse b o
  -- Outputs
 PULSE_B_OUT <= pulse_b_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
use work.nxyter_components.all;
entity pulse_to_level is
 generic (
   NUM_CYCLES
                : integer range 2 to 15 := 4
   );
 port (
   CLK IN
                 : in std logic;
   RESET_IN
                 : in std_logic;
   PULSE IN
                 : in std_logic;
                 : out std_logic
   LEVEL_OUT
   );
end entity;
architecture Behavioral of pulse to level is
```

```
stdin
 Aug 17, 14 0:32
                                                                  Page 248/253
-- attribute HGROUP : string;
-- attribute HGROUP of Behavioral : architecture is "PULSE_TO_LEVEL";
 signal start timer x : std logic;
 signal start timer
                     : std logic;
 signal timer done
                       : std logic;
 signal level o
                      : std logic;
 type STATES is (IDLE.
                 WAIT_TIMER
                 );
 signal STATE, NEXT STATE: STATES;
begin
 timer_static_1: timer_static
   generic map (
     CTR WIDTH => 5,
     CTR_END => NUM_CYCLES
   port map (
     CLK IN
               => CLK_IN,
=> RESET_IN,
     RESET_IN
     TIMER START IN => start timer,
     TIMER_DONE_OUT => timer_done
     );
 PROC_LEVEL_OUT_TRANSFER: process(CLK_IN)
   if (rising edge (CLK IN)) then
     if( RESET_IN = '1' ) then
       start_timer <= '0';
       STATE
                      <= IDLE;
     else
       start timer <= start timer x;
       STATE
                      <= NEXT STATE;
     end if;
   end if;
 end process PROC LEVEL OUT TRANSFER;
 PROC_LEVEL_OUT: process(STATE,
                         PULSE IN,
                         timer done
 begin
   case STATE is
     when IDLE =>
       if (PULSE_IN = '1') then
        level_o
                      <= '1';
         start_timer_x <= '1';
         NEXT STATE
                          <= WAIT TIMER;
       else
                          <= '0';
         level o
                          <= '0';
         start_timer_x
         NEXT_STATE
                          <= IDLE;
       end if;
     when WAIT_TIMER =>
                          <= '0';
       start_timer_x
       if (timer done = '0') then
```

```
stdin
Aug 17, 14 0:32
                                                                 Page 249/253
         level o
                          <= '1';
         NEXT_STATE
                         <= WAIT_TIMER;
       else
         level o
                         <= '0';
         NEXT_STATE
                         <= IDLE;
       end if;
   end case;
 end process PROC LEVEL OUT;
 -- Output Signals
 LEVEL OUT <= level o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use work.nxyter components.all;
entity signal_async_to_pulse is
 generic (
   NUM FF: integer range 2 to 4 := 2
   );
 port (
   CLK_IN
               : in std_logic;
   RESET_IN : in std_logic;
   PULSE A IN : in std logic;
   PULSE_OUT : out std_logic
   );
end entity;
architecture Behavioral of signal async to pulse is
-- attribute HGROUP : string;
-- attribute HGROUP of Behavioral : architecture is "SIGNAL ASYNC TO PULSE";
 signal pulse ff
                     : std logic vector(NUM FF - 1 downto 0);
 signal pulse_o
                     : std logic;
 attribute syn keep : boolean;
 attribute syn_keep of pulse_ff
                                    : signal is true;
 attribute syn preserve : boolean;
 attribute syn_preserve of pulse_ff : signal is true;
begin
 -- Clock CLK_IN Domain
 PROC_SYNC_PULSE: process(CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
     pulse_ff(NUM_FF - 1)
                                     <= PULSE_A_IN;
     for i in NUM_FF - 2 downto 0 loop
       pulse_ff(i)
                         <= pulse_ff(i + 1);
     end loop;
   end if;
 end process PROC_SYNC_PULSE;
```

```
stdin
 Aug 17, 14 0:32
                                                                   Page 250/253
  level_to_pulse_1: level_to_pulse
    port map (
      CLK_IN => CLK_IN,
      RESET IN => RESET IN,
      LEVEL_IN => pulse_ff(0),
      PULSE OUT => pulse o
  -- Outputs
 PULSE OUT
               <= pulse o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity signal_async_trans is
 generic (
   NUM FF: integer range 2 to 5 := 2
  port (
    CLK IN : in std logic;
    SIGNAL_A_IN : in std_logic;
    SIGNAL_OUT : out std_logic
    );
end entity;
architecture Behavioral of signal_async_trans is
  type signal_ff_t is array(0 to NUM_FF - 1) of std_logic;
  signal signal_ff
                      : signal_ff_t;
  attribute syn keep : boolean;
  attribute syn_keep of signal_ff
                                      : signal is true;
  attribute syn preserve : boolean;
  attribute syn preserve of signal ff : signal is true;
begin
  -- Clock CLK IN Domain
  PROC_SYNC_SIGNAL: process(CLK_IN)
  begin
    if( rising_edge(CLK_IN) ) then
      signal_ff(NUM_FF - 1) <= SIGNAL_A_IN;</pre>
      for i in NUM_FF - 2 downto 0 loop
       signal_ff(i)
                       \leq signal ff(i + 1);
      end loop;
    end if;
  end process PROC_SYNC_SIGNAL;
-- Output Signals
 SIGNAL_OUT
                 <= signal_ff(0);
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 251/253
entity timer is
 generic (
   CTR WIDTH: integer range 2 to 32 := 12;
   STEP_SIZE : integer range 1 to 100 := 1
 port(
   CLK IN
                       : in std logic;
                       : in std logic;
   RESET IN
                       : in std logic;
   TIMER START IN
                       : in unsigned(CTR WIDTH - 1 downto 0);
   TIMER END IN
   TIMER DONE OUT
                       : out std logic
   );
end entity;
architecture Behavioral of timer is
-- attribute HGROUP : string;
-- attribute HGROUP of Behavioral : architecture is "NX_TIMER";
 -- Timer
 signal timer ctr x
                     : unsigned(CTR WIDTH - 1 downto 0);
 signal timer_ctr
                     : unsigned(CTR_WIDTH - 1 downto 0);
 signal timer done o : std logic;
 type STATES is (S IDLE,
                 S COUNT
                 );
 signal STATE, NEXT_STATE : STATES;
begin
 PROC TIMER TRANSFER: process(CLK IN)
 begin
   if (rising edge (CLK IN) ) then
     if ( RESET IN = '1' ) then
       timer ctr <= (others => '0');
       STATE
                      <= S IDLE;
       timer_ctr
                      <= timer ctr x;
       STATE
                      <= NEXT STATE;
     end if;
   end if;
 end process PROC_TIMER_TRANSFER;
 PROC_TIMER: process(STATE,
                     TIMER_START_IN,
                     TIMER_END_IN,
                     timer_ctr
 begin
   case STATE is
     when S IDLE =>
                       <= '0';
       timer done o
       if (TIMER_START_IN = '1' and TIMER_END_IN > 0) then
         timer_ctr_x <= TIMER_END_IN - 1;</pre>
         NEXT STATE
                         <= S COUNT;
       else
                         <= (others => '0');
         timer_ctr_x
         NEXT STATE
                         <= S IDLE;
```

```
stdin
                                                                  Page 252/253
 Aug 17, 14 0:32
       end if;
     when S COUNT =>
       if (timer ctr > to unsigned(STEP SIZE - 1, CTR WIDTH)) then
         timer_ctr_x
                         <= timer_ctr - to_unsigned(STEP_SIZE, CTR_WIDTH);</pre>
         timer_done_o <= '0';</pre>
         NEXT STATE
                         <= S COUNT;
       else
         timer ctr x
                         <= (others => '0');
         timer_done_o <= '1';</pre>
         NEXT STATE
                         <= S IDLE;
       end if;
   end case;
 end process PROC TIMER;
  -- Output Signals
 TIMER DONE OUT <= timer done o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity timer_static is
 generic (
   CTR WIDTH : integer range 2 to 32 := 12;
   CTR_END : integer range 2 to 4000 := 10;
   STEP_SIZE : integer range 1 to 100 := 1
 port(
   CLK IN
                     : in std logic;
   RESET_IN
                      : in std logic;
   TIMER START IN
                     : in std logic;
   TIMER DONE OUT
                      : out std logic
   );
end entity;
architecture Behavioral of timer static is
-- attribute HGROUP : string;
-- attribute HGROUP of Behavioral : architecture is "NX_TIMER_STATIC";
 -- Timer
 constant ctr limit
                     : unsigned(CTR_WIDTH - 1 downto 0)
   := to_unsigned(CTR_END - 1, CTR_WIDTH);
 signal timer_ctr_x : unsigned(CTR_WIDTH - 1 downto 0);
 signal timer ctr
                     : unsigned(CTR_WIDTH - 1 downto 0);
 signal timer_done_o : std_logic;
  type STATES is (S IDLE,
                 S_COUNT
                 );
 signal STATE, NEXT STATE : STATES;
begin
```

```
stdin
Aug 17, 14 0:32
                                                                  Page 253/253
 PROC_TIMER_TRANSFER: process(CLK_IN)
   if ( rising edge (CLK IN) ) then
     if ( RESET IN = '1' ) then
       timer_ctr
                    <= (others => '0');
       STATE
                     <= S IDLE;
     else
       timer ctr
                      <= timer_ctr_x;
       STATE
                      <= NEXT_STATE;
     end if;
   end if;
 end process PROC TIMER TRANSFER;
 PROC_TIMER: process(STATE,
                     TIMER_START_IN,
                     timer_ctr
 begin
   case STATE is
     when S_IDLE =>
       timer done o
                       <= '0';
       if (TIMER_START_IN = '1') then
        timer_ctr_x <= ctr_limit - 1;
                     <= S_COUNT;
         NEXT_STATE
       else
         timer_ctr_x <= (others => '0');
         NEXT_STATE
                     <= S_IDLE;
       end if;
     when S COUNT =>
       if (timer_ctr > to_unsigned(STEP_SIZE - 1, CTR_WIDTH)) then
         timer_ctr_x
                         <= timer_ctr - to_unsigned(STEP_SIZE, CTR_WIDTH);</pre>
         timer done o <= '0';
                         <= S_COUNT;
         NEXT_STATE
         timer_ctr_x
                       <= (others => '0');
         timer done o <= '1';
         NEXT_STATE
                         <= S_IDLE;
       end if;
   end case;
 end process PROC_TIMER;
 -- Output Signals
 TIMER_DONE_OUT <= timer_done_o;</pre>
end Behavioral;
```