Nov 25, 13 3:21	stdin	Page 1/185
library ieee; use ieee.std_logic_1164.a use ieee.numeric_std.all		
library work; use work.trb_net_std.all use work.nxyter_component		
entity adc_ad9228 is port ( CLK_IN RESET_IN CLK_ADCDAT_IN RESTART_IN	<pre>: in std_logic; : in std_logic; : in std_logic; : in std_logic;</pre>	
ADC0_SCLK_OUT ADC0_DATA_A_IN	<pre>: in std_logic; Sampling Clock ADC0 : out std_logic; : in std_logic; Data Clock from ADC0 : in std_logic; Frame Clock from ADC0</pre>	
ADC1_SCLK_IN ADC1_SCLK_OUT ADC1_DATA_A_IN ADC1_DATA_B_IN ADC1_DATA_C_IN ADC1_DATA_D_IN ADC1_DCLK_IN ADC1_FCLK_IN	: in std_logic; Sampling Clock ADC1 : out std_logic; : in std_logic; Data Clock from ADC1 : in std_logic; Frame Clock from ADC1	
ADC0_DATA_A_OUT ADC0_DATA_B_OUT ADC0_DATA_C_OUT ADC0_DATA_D_OUT ADC0_DATA_VALID_OUT	<pre>: out std_logic_vector(11 downto 0); : out std_logic;</pre>	
	<pre>: out std_logic_vector(11 downto 0); : out std_logic; : out unsigned(7 downto 0); : out unsigned(7 downto 0);</pre>	
DEBUG_OUT ); end adc_ad9228;	: out std_logic_vector(15 downto 0)	
architecture Behavioral	of adc_ad9228 is	
DDR Generic Handler signal DDR_DATA_CLK signal reset_0 signal reset_1 signal clkdiv_reset signal q_0 signal q_1	<pre>: std_logic; : std_logic; : std_logic; : std_logic; : std_logic_vector(19 downto 0); : std_logic_vector(19 downto 0);</pre>	
NotLock Counters		

```
stdin
 Nov 25, 13 3:21
                                                                   Page 2/185
 signal adc0_frame_notlocked_p : std_logic;
 signal adc0_frame_notlocked : std_logic;
 signal adc0 notlock ctr
                              : unsigned(7 downto 0);
 signal adc0 bit shift
                              : unsigned(1 downto 0);
 signal adc0_bit_shift_last : unsigned(1 downto 0);
 signal adc0 bit shift change : std logic;
 signal adc1 frame notlocked p : std logic;
 signal adc1 frame notlocked : std logic;
 signal adc1 notlock ctr
                              : unsigned(7 downto 0);
 signal adc1_bit_shift
                              : unsigned(1 downto 0);
 signal adc1_bit_shift_last : unsigned(1 downto 0);
 signal adc1 bit shift change : std logic;
 -- Merge Data
                       is array(0 to 4) of std_logic_vector(3 downto 0);
 type q map t
 type adc_data_buf_t
                       is array(0 to 4) of std_logic_vector(15 downto 0);
                       is array(0 to 3) of std logic vector(11 downto 0);
 type adc data t
 signal adc0_data_buf
                              : adc_data_buf_t;
 signal adc0_frame_ctr
                               : unsigned(3 downto 0);
 signal adc0 frame locked
                               : std logic;
 signal adc0_new_data_t
                              : std_logic;
 signal adc0 data t
                               : adc_data_t;
 signal adc1 data buf
                               : adc data buf t;
 signal adc1_frame_ctr
                               : unsigned(3 downto 0);
 signal adc1_frame_locked
                               : std_logic;
 signal adc1 new data t
                              : std logic;
 signal adc1_data_t
                               : adc_data_t;
 -- Clock Transfer
 signal adc0_fifo_empty
                              : std_logic;
 signal adc0 fifo full
                              : std logic;
 signal adc0 write enable
                              : std logic;
 signal adc0 read enable
                             : std logic;
 signal adc0_read_enable_t
                            : std_logic;
 signal adc0 read enable tt : std logic;
 signal adc0 fifo reset
                              : std logic;
 signal adc1 fifo empty
                              : std logic;
 signal adc1 fifo full
                              : std logic;
 signal adc1_write_enable
                              : std_logic;
                             : std_logic;
 signal adcl_read_enable
 signal adc1_read_enable_t
                            : std logic;
 signal adc1_read_enable_tt : std_logic;
 signal adc1_fifo_reset
                               : std logic;
 -- Output
 signal adc0_data_valid_o
                               : std_logic;
 signal adc0 data f
                               : adc data t;
 signal adc0_data_o
                               : adc_data_t;
 signal adc1_data_valid_o
                               : std logic;
 signal adc1_data_f
                               : adc_data_t;
 signal adc1_data_o
                               : adc_data_t;
begin
 -- DEBUG
```

```
stdin
Nov 25, 13 3:21
                                                                     Page 3/185
DEBUG_OUT(0)
                         <= CLK_IN;
DEBUG OUT(1)
                         <= DDR_DATA_CLK;
DEBUG OUT(2)
                         <= adc0 bit shift change;
DEBUG OUT(3)
                         <= adc0 write enable;
                         <= adc0_fifo_full;
DEBUG_OUT(4)
DEBUG OUT(5)
                         <= adc0 fifo empty;
                         <= adc0 frame locked;
DEBUG OUT(6)
DEBUG OUT(7)
                         <= adc0 new data t;
DEBUG OUT(8)
                         <= adc0 read enable;
                         <= adc0 read enable t;
DEBUG OUT(9)
                         <= adc0 read enable tt;
DEBUG OUT(10)
                         <= adc0 data valid o;
DEBUG OUT(11)
DEBUG OUT(15 downto 12) <= adc0 data f(0)(3 downto 0);
reset 0
                        <= RESET IN or RESTART IN;
                        <= RESET IN or RESTART IN;
reset 1
clkdiv reset
                        <= RESET IN;
adc_ddr_generic_1: adc_ddr_generic
  port map (
    clk 0
                   => ADC0_DCLK_IN,
    clk_1
                   => ADC1_DCLK_IN,
    clkdiv reset => clkdiv reset,
    eclk
                   => CLK_ADCDAT_IN,
    reset 0
                   => reset 0,
                   => reset 1,
    reset 1
    sclk
                   => DDR_DATA_CLK,
    datain 0(0)
                  => ADC0 DATA A IN,
    datain 0(1)
                  => ADC0 DATA B IN,
                   => ADC0_DATA_C_IN,
    datain_0(2)
    datain 0(3)
                   => ADC0 DATA D IN,
                   => ADC0_FCLK_IN,
    datain_0(4)
     datain 1(0)
                   => ADC1 DATA A IN,
    datain 1(1)
                   => ADC1 DATA B IN,
    datain 1(2)
                   => ADC1_DATA_C_IN,
    datain 1(3)
                   => ADC1 DATA D IN,
                  => ADC1 FCLK IN,
    datain 1(4)
    q_0
                   => \alpha 0.
    q_1
                   => q 1
     );
PROC MERGE DATA0: process(DDR DATA CLK)
  variable q_0_map : q_map_t;
begin
  if (rising_edge(DDR_DATA_CLK)) then
    if (RESET IN = '1' or RESTART IN = '1') then
      for I in 0 to 3 loop
        adc0 data buf(I)
                              <= (others => '0');
       end loop;
      adc0_new_data_t
                              <= '0';
      adc0_frame_ctr
                             <= (others => '0');
      adc0 frame locked
                             <= '0';
      adc0_bit_shift
                             <= "00";
      adc0_bit_shift_last <= "00";</pre>
      adc0 bit shift change <= '0';
```

```
stdin
Nov 25, 13 3:21
                                                                     Page 4/185
     else
       -- Remap DDR Output q_value
      for I in 0 to 4 loop
        q \circ map(I) := q \circ (I + 0) \& q \circ (I + 5) \& q \circ (I + 10) \& q \circ (I + 15);
       end loop;
       for I in 0 to 4 loop
        adc0 data buf(I)(3 downto 0) <= g 0 map(I);
        adc0 data buf(I)(15 downto 4) <= adc0 data buf(I)(11 downto 0);
       end loop;
       -- Test Frame Clock Pattern
      adc0 new data t
      case adc0 data buf(4) is
                                       -- adc0 data buf(4) is frame clock
        when "00001111111000000" =>
          for I in 0 to 3 loop
            adc0 data t(I)
                                       <= adc0 data buf(I)(11 downto 0);
           end loop;
          adc0 new data t
                                       <= '1';
          adc0_bit_shift
                                       <= "00";
         when "00011111110000001" =>
          for I in 0 to 3 loop
            adc0_data_t(I)
                                       <= adc0_data_buf(I)(12 downto 1);
           end loop;
          adc0_new_data_t
                                       <= '1';
          adc0 bit shift
                                       <= "01";
         when "00111111100000011" =>
          for I in 0 to 3 loop
            adc0 data t(I)
                                       <= adc0 data buf(I)(13 downto 2);
          end loop;
                                       <= '1';
          adc0_new_data_t
          adc0 bit shift
                                       <= "10";
         when "01111111000000111" =>
          for I in 0 to 3 loop
            adc0 data t(I)
                                       <= adc0 data buf(I)(14 downto 3);
          end loop;
          adc0 new data t
                                       <= '1';
          adc0 bit shift
                                       <= "11";
        when others => null;
       end case;
       -- ADC Lock Status
      if (adc0_new_data_t = '1') then
        adc0 frame ctr
                                   <= (others => '0');
        adc0_frame_locked
                                   <= '1';
      elsif (adc0_frame_ctr < x"4") then
        adc0_frame_ctr
                                   <= adc0_frame_ctr + 1;
        adc0 frame locked
                                    <= adc0 frame locked;
      else
        adc0 frame locked
                                    <= '0';
      end if;
       adc0_bit_shift_last
                                    <= adc0_bit_shift;
      if (adc0 bit shift /= adc0 bit shift last) then
        adc0_bit_shift_change
                                    <= '1';
       else
        adc0 bit shift change
                                    <= '0';
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 5/185
      end if;
    end if;
  end if;
end process PROC_MERGE_DATA0;
PROC MERGE DATA1: process(DDR DATA CLK)
  variable q 1 map : q map t;
begin
  if (rising edge(DDR DATA CLK)) then
    if (RESET IN = '1' or RESTART IN = '1') then
       for I in 0 to 3 loop
        adc1 data buf(I)
                             \leq (others => '0');
      end loop;
      adc1 new data t
                             <= '0';
      adc1 frame ctr
                             <= (others => '0');
      adc1 frame locked
                             <= '0';
                             <= "00";
      adc1_bit_shift
      adc1_bit_shift_last
                             <= "00";
      adc1 bit shift change <= '0';
    el ee
       -- Remap DDR Output q_value
      for I in 0 to 4 loop
        q_1 = q_1(I + 0) & q_1(I + 5) & q_1(I + 10) & q_1(I + 15);
      end loop;
       for I in 0 to 4 loop
        adcl_data_buf(I)(3 downto 0) <= q_1_map(I);</pre>
        adc1 data buf(I)(15 downto 4) <= adc1 data buf(I)(11 downto 0);</pre>
      end loop;
       -- Test Frame Clock Pattern
      adc1_new_data_t
                                       <= '0';
       case adc1 data buf(4) is
                                       -- adcl data buf(4) is frame clock
        when "00001111111000000" =>
          for I in 0 to 3 loop
            adc1 data t(I)
                                       <= adc1_data_buf(I)(11 downto 0);
          end loop;
          adc1 new data t
                                       <= '1';
          adc1_bit_shift
                                       <= "00";
         when "00011111110000001" =>
          for I in 0 to 3 loop
            adc1_data_t(I)
                                       <= adc1 data buf(I)(12 downto 1);
          end loop;
          adc1_new_data_t
                                       <= '1';
                                       <= "01";
          adc1 bit shift
         when "0011111100000011" =>
          for I in 0 to 3 loop
            adc1 data t(I)
                                       <= adc1 data buf(I)(13 downto 2);
          end loop;
          adc1_new_data_t
                                       <= '1';
          adc1_bit_shift
                                       <= "10";
         when "01111111000000111" =>
          for I in 0 to 3 loop
            adc1_data_t(I)
                                       <= adc1 data buf(I)(14 downto 3);
          end loop;
          adc1 new data t
                                       <= '1';
```

```
stdin
Nov 25, 13 3:21
                                                                      Page 6/185
           adc1_bit_shift
                                       <= "11";
         when others => null;
       end case;
       -- ADC Lock Status
       if (adc1 new data t = '1') then
        adc1 frame ctr
                                    <= (others => '0');
         adc1 frame_locked
                                    <= '1';
       elsif (adc1_frame_ctr < x"4") then
                                    <= adc1 frame ctr + 1;
        adc1 frame ctr
         adc1 frame locked
                                    <= adc1 frame locked;
       else
        adc1 frame locked
                                    <= '0';
       end if;
       adc1 bit shift last
                                    <= adc1 bit shift;
       if (adc1 bit shift /= adc1 bit shift last) then
        adc1_bit_shift_change
                                    <= '1';
        adc1 bit shift change
                                    <= '0';
       end if;
    end if;
  end if;
end process PROC MERGE DATA1;
-- Tansfer to CLK IN
fifo_adc_48to48_dc_1: fifo_adc_48to48_dc
  port map (
    Data(11 downto 0) => adc0_data_t(0),
    Data(23 downto 12) => adc0 data t(1),
    Data(35 downto 24) => adc0 data t(2),
    Data(47 \text{ downto } 36) => adc0 \text{ data } t(3),
    WrClock
                        => DDR DATA CLK,
    RdClock
                        => CLK IN,
    WrEn
                        => adc0 new data t.
                        => adc0_read_enable,
    RdEn
    Reset.
                        => RESET IN,
    RPReset
                       => adc0 fifo reset,
    O(11 downto 0)
                       => adc0 data f(0),
    O(23 \text{ downto } 12) => adc0 data f(1),
                       => adc0 data f(2),
    O(35 downto 24)
    Q(47 downto 36)
                        => adc0_data_f(3),
    Empty
                        => adc0_fifo_empty,
                        => adc0 fifo full
    Full
    );
adc0_fifo_reset
                     <= RESTART_IN;
adc0 write enable <= adc0 new data t and not adc0 fifo full;
adc0_read_enable
                     <= not adc0_fifo_empty;
PROC_ADCO_FIFO_READ: process(CLK_IN)
begin
  if (rising_edge(CLK_IN)) then
    if (RESET IN = '1' or RESTART IN = '1') then
      adc0_read_enable_t <= '0';
adc0_read_enable_tt <= '0';</pre>
       for I in 0 to 3 loop
```

```
stdin
Nov 25, 13 3:21
                                                                        Page 7/185
         adc0_data_o(I)
                             <= (others => '0');
       end loop;
       adc0 data valid o
                           <= '0';
     else
       -- Read enable
       adc0 read enable t <= adc0 read enable;</pre>
       adc0 read enable tt <= adc0 read enable t;</pre>
       if (adc0 read enable tt = '1') then
         for I in 0 to 3 loop
           adc0 data o(I) <= adc0 data f(I);</pre>
         end loop;
         adc0 data valid o <= '1';
         adc0 data valid o <= '0';
       end if;
     end if;
  end if;
end process PROC ADCO FIFO READ;
fifo_adc_48to48_dc_2: fifo_adc_48to48_dc
  port map (
     Data(11 downto 0) \Rightarrow adc1 data t(0),
     Data(23 downto 12) => adc1_data_t(1),
     Data(35 downto 24) \Rightarrow adc1 data t(2),
     Data(47 downto 36) => adc1_data_t(3),
                        => DDR_DATA_CLK,
     WrClock
     RdClock
                        => CLK IN,
     WrEn
                        => adc1 new data t,
    RdEn
                        => adc1_read_enable,
                        => RESET_IN,
     Reset
     RPReset
                      => adc1 fifo reset,
     Q(11 \text{ downto } 0) => adcl_data_f(0),
     O(23 \text{ downto } 12) => adc1 data f(1).
     O(35 \text{ downto } 24) => adc1 data f(2),
     O(47 \text{ downto } 36) => adc1 data f(3),
                         => adc1_fifo_empty,
     Empty
     Full
                        => adc1 fifo full
adc1_fifo_reset
                     <= RESTART IN;
adcl_write_enable <= adcl_new_data_t and not adcl_fifo_full;</pre>
adc1 read enable <= not adc1 fifo empty;</pre>
PROC_ADC1_FIFO_READ: process(CLK_IN)
begin
  if (rising_edge(CLK_IN)) then
     if (RESET_IN = '1' or RESTART_IN = '1') then
       adc1_read_enable_t <= '0';</pre>
       adc1_read_enable_tt <= '0';</pre>
       for \overline{I} in \overline{0} to \overline{3} loop
         adc1 data o(I) <= (others => '0');
       end loop;
       adc1 data valid o <= '0';
     else
       -- Read enable
       adc1_read_enable_t <= adc1_read_enable;</pre>
       adc1 read enable tt <= adc1 read enable t;
       if (adc1_read_enable_tt = '1') then
         for I in 0 to 3 loop
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 8/185
          adc1_data_o(I) <= adc1_data_f(I);</pre>
        end loop;
        adc1 data valid o <= '1';
      else
        adc1_data_valid_o <= '0';</pre>
      end if;
    end if;
  end if;
end process PROC ADC1 FIFO READ;
 -- Lock Monitor
level to pulse 1: level to pulse
  port map (
    CLK IN => DDR_DATA_CLK,
    RESET IN => RESET IN,
    LEVEL IN => not adc0 frame locked,
    PULSE_OUT => adc0_frame_notlocked_p
level_to_pulse_2: level_to_pulse
  port map (
    CLK IN => DDR DATA CLK,
    RESET_IN => RESET_IN,
    LEVEL IN => not adc1 frame locked.
    PULSE OUT => adc1 frame notlocked p
    );
pulse dtrans 1: pulse dtrans
  generic map (
    CLK_RATIO => 2
  port map (
    CLK A IN => DDR DATA CLK,
    RESET A IN => RESET IN,
    PULSE A IN => adc0 frame notlocked p,
    CLK B IN => CLK IN,
    RESET B IN => RESET IN,
    PULSE B OUT => adc0 frame notlocked
pulse_dtrans_2: pulse_dtrans
  generic map (
    CLK RATIO => 2
  port map (
    CLK_A_IN => DDR_DATA_CLK,
    RESET_A_IN => RESET_IN,
    PULSE_A_IN => adc1_frame_notlocked_p,
    CLK_B_IN => CLK_IN,
    RESET B IN => RESET IN,
    PULSE_B_OUT => adc1_frame_notlocked
    );
PROC_NOTLOCK_COUNTER: process(CLK_IN)
  if (rising edge(CLK IN)) then
    if (RESET_IN = '1') then
      adc0_notlock_ctr <= (others => '0');
      adc1 notlock ctr
                           <= (others => '0');
```

```
stdin
 Nov 25, 13 3:21
                                                                     Page 9/185
     else
        if (adc0_frame_notlocked = '1') then
         adc0 notlock ctr <= adc0 notlock ctr + 1;
        end if;
        if (adc1 frame notlocked = '1') then
         adc1 notlock ctr <= adc1 notlock ctr + 1;</pre>
        end if;
      end if;
   end if;
  end process PROC_NOTLOCK_COUNTER;
  -- Output
  ADCO SCLK OUT
                       <= ADCO SCLK IN;
                       <= ADC1 SCLK IN;
 ADC1 SCLK OUT
  ADCO DATA A OUT
                       <= adc0 data o(0);
  ADCO DATA B OUT
                       <= adc0 data o(1);
                       <= adc0_data_o(2);
 ADC0_DATA_C_OUT
 ADC0_DATA_D_OUT
                       <= adc0_data_o(3);
 ADCO DATA VALID OUT <= adc0 data valid o;
 ADC1_DATA_A_OUT
                       <= adc1_data_o(0);
                       <= adc1 data o(1);
 ADC1 DATA B OUT
 ADC1_DATA_C_OUT
                       <= adc1_data_o(2);
 ADC1 DATA D OUT
                       <= adc1 data o(3);
 ADC1 DATA VALID OUT <= adc1 data valid o;
 ADC0_NOTLOCK_COUNTER <= adc0_notlock_ctr;
 ADC1 NOTLOCK COUNTER <= adc1 notlock ctr;
end architecture;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity adc_spi_master is
 generic (
   SPI SPEED : unsigned(7 downto 0) := x"32"
   );
 port(
                        : in
                                 std logic;
   CLK IN
   RESET IN
                        : in
                                 std logic;
   -- SPI connections
                        : out std_logic;
   SCLK OUT
   SDIO_INOUT
                        : inout std_logic;
   CSB_OUT
                        : out std_logic;
   -- Internal Interface
   INTERNAL COMMAND IN : in
                                 std logic vector(31 downto 0);
                                std logic;
   COMMAND_ACK_OUT
                     : out
                        : out
                                std_logic_vector(31 downto 0);
   SPI_DATA
   SPI_LOCK_IN
                        : in
                                 std_logic;
   -- Slave bus
   SLV_READ_IN
                        : in
                                 std_logic;
   SLV WRITE IN
                        : in
                                 std logic;
```

```
stdin
 Nov 25, 13 3:21
                                                                   Page 10/185
   SLV_DATA_OUT
                        : out
                                std_logic_vector(31 downto 0);
                        : in
                                std logic vector(31 downto 0);
   SLV_DATA_IN
                                std logic;
                        : out
   SLV ACK OUT
   SLV NO MORE DATA OUT : out
                                std logic;
   SLV_UNKNOWN_ADDR_OUT : out
                                std_logic;
   -- Debug Line
   DEBUG OUT
                        : out std_logic_vector(15 downto 0)
end entity;
architecture Behavioral of adc spi master is
 signal sdio i
                      : std logic;
 signal sdio x
                      : std logic;
 signal sdio
                      : std logic;
 signal sclk o
                     : std logic;
 signal command ack o : std logic;
 -- SPI Master
 signal csb o
                              : std logic;
 signal spi_start
                              : std_logic;
                              : std logic;
 signal spi busy
 signal takeover_sdio
                              : std_logic;
 signal wait_timer_init
                              : unsigned(7 downto 0);
 signal sendbyte_seq_start : std_logic;
 signal readbyte_seg_start : std_logic;
 signal sendbyte_byte
                              : std_logic_vector(7 downto 0);
 signal read_seq_ctr
                              : std logic;
                              : std_logic_vector(31 downto 0);
 signal reg_data
 signal spi busy x
                              : std logic;
 signal wait_timer_init_x
                              : unsigned(7 downto 0);
 signal sendbyte seg start x : std logic;
 signal sendbyte byte x
                              : std logic vector(7 downto 0);
 signal readbyte seg start x : std logic;
 signal read_seq_ctr_x
                              : std logic;
  signal reg data x
                              : std logic vector(31 downto 0);
 signal sdio_sendbyte
                              : std logic;
 signal sclk sendbyte
                              : std logic;
 signal sendbyte done
                              : std logic;
 signal sclk_readbyte
                              : std logic;
 signal readbyte byte
                              : std logic vector(7 downto 0);
 signal readbyte_done
                              : std_logic;
  type STATES is (S_RESET,
                 S IDLE,
                 S_START,
                 S_START_WAIT,
                 S SEND CMD A.
                 S_SEND_CMD_A_WAIT,
                 S_SEND_CMD_B,
                 S_SEND_CMD_B_WAIT,
                 S_SEND_DATA,
                 S_SEND_DATA_WAIT,
                 S_GET_DATA,
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 11/185
                S_GET_DATA_WAIT,
                S STOP,
                S STOP WAIT
 signal STATE, NEXT STATE: STATES;
 -- SPI Timer
 signal wait timer done
                               : std logic;
 -- TRBNet Slave Bus
 signal slv data out o
                               : std logic vector(31 downto 0);
 signal slv no more data o
                               : std logic;
 signal slv_unknown_addr_o
                               : std_logic;
 signal slv ack o
                               : std logic;
                               : std logic vector(6 downto 0);
 signal spi chipid
 signal spi_rw_bit
                              : std logic;
 signal spi_register_value_read : std_logic_vector(7 downto 0);
begin
 -- Timer
 nx timer 1: nx timer
   generic map (
     CTR WIDTH => 8
   port map (
     CLK IN
                   => CLK IN,
     RESET IN
                   => RESET IN,
     TIMER_START_IN => wait_timer_init,
     TIMER_DONE_OUT => wait_timer_done
 adc_spi_sendbyte_1: adc_spi_sendbyte
   generic map (
     SPI SPEED => SPI SPEED
   port map (
                       => CLK IN,
     CLK IN
     RESET_IN
                       => RESET IN,
                       => sendbyte_seq_start,
     START IN
     BYTE IN
                       => sendbyte byte,
     SEQUENCE_DONE_OUT => sendbyte_done,
     SDIO OUT
                       => sdio_sendbyte,
     SCLK_OUT
                       => sclk sendbyte
     );
 adc_spi_readbyte_1: adc_spi_readbyte
   generic map (
     SPI_SPEED => SPI_SPEED
   port map (
     CLK IN
                      => CLK IN,
     RESET IN
                      => RESET IN,
     START_IN
                      => readbyte_seq_start,
     BYTE_OUT
                      => readbyte_byte,
     SEQUENCE DONE OUT => readbyte done,
     SDIO IN
                      => sdio.
     SCLK_OUT
                      => sclk_readbyte
```

```
stdin
                                                                     Page 12/185
Nov 25, 13 3:21
-- Debug Line
                        <= CLK IN;
DEBUG OUT(0)
                        <= sclk_o;
DEBUG_OUT(1)
DEBUG OUT(2)
                        <= SDIO INOUT;
DEBUG OUT(3)
                        <= csb o;
DEBUG OUT(4)
                        <= spi busv;
                        <= wait timer done;
DEBUG OUT(5)
DEBUG OUT(6)
                        <= sendbyte seg start;
DEBUG OUT(7)
                        <= sendbyte done;
DEBUG OUT(8)
                        <= sclk sendbyte;
DEBUG OUT(9)
                        <= sdio sendbyte;
DEBUG OUT(10)
                        <= sclk readbyte;
DEBUG OUT(11)
                        <= takeover sdio;
-- Sync SPI SDIO Line
sdio i <= SDIO INOUT;
PROC_I2C_LINES_SYNC: process(CLK_IN)
begin
  if ( rising edge (CLK IN) ) then
    if( RESET_IN = '1' ) then
      sdio_x <= '1';
       sdio <= '1';
     else
       sdio_x <= sdio i;
       sdio <= sdio x;
     end if;
  end if;
end process PROC I2C LINES SYNC;
PROC_I2C_MASTER_TRANSFER: process(CLK_IN)
  if (rising_edge(CLK_IN)) then
     if ( RESET IN = '1' ) then
       spi busy
                             <= '1';
       sendbyte seg start
                             <= '0';
       readbyte_seq_start
                             <= '0';
       sendbyte byte
                             <= (others => '0');
                             \leq (others => '0');
       wait_timer_init
                             <= (others => '0');
       reg_data
       read_seq_ctr
                             <= '0';
       STATE
                             <= S RESET;
     else
       spi_busy
                             <= spi_busy_x;
       sendbyte_seq_start
                             <= sendbyte_seq_start_x;</pre>
      readbyte_seq_start
                             <= readbyte_seq_start_x;</pre>
       sendbyte_byte
                             <= sendbyte_byte_x;</pre>
       wait_timer_init
                             <= wait_timer_init_x;</pre>
      reg_data
                             <= reg_data_x;
      read_seq_ctr
                             <= read_seq_ctr_x;
       STATE
                             <= NEXT STATE;
     end if;
  end if;
end process PROC_I2C_MASTER_TRANSFER;
PROC I2C MASTER: process(STATE,
                          spi_start,
                          wait_timer_done,
                          sendbyte done,
```

```
stdin
Nov 25, 13 3:21
                                                                      Page 13/185
                          readbyte_done
begin
   -- Defaults
                           <= '0';
  takeover sdio
                           <= '0';
  sclk o
  csb o
                           <= '0';
                           <= '1';
  spi busy x
                          <= '0';
  sendbyte seg start x
  sendbyte byte x
                           <= (others => '0');
  readbyte seg start x
                          <= '0';
  wait timer init x
                           \leq (others => '0');
  reg data x
                           <= reg data;
  read seg ctr x
                           <= read seg ctr;
  case STATE is
     when S RESET =>
      reg_data_x <= (others => '0');
      NEXT_STATE <= S_IDLE;</pre>
     when S IDLE =>
                 <= '1';
       csb_o
       if (spi start = '1') then
        reg_data_x <= x"8000_0000"; -- Set Running , clear all other bits
        NEXT STATE <= S START;
       else
         spi_busy_x
                        <= '0';
         req_data_x
                        <= reg_data and x"7fff_fffff"; -- clear running bit;</pre>
         read_seq_ctr_x <= '0';
        NEXT STATE
                        <= S IDLE;
       end if;
       -- SPI START Sequence
     when S START =>
       wait timer init x <= SPI SPEED srl 2;</pre>
       NEXT STATE
                         <= S START WAIT;
     when S START WAIT =>
       if (wait timer done = '0') then
         NEXT_STATE <= S_START_WAIT;</pre>
       else
         takeover_sdio <= '1';</pre>
         NEXT STATE <= S SEND CMD A;
       end if;
       -- I2C SEND CMD Part1
     when S SEND CMD A =>
                                    <= '1';
       takeover_sdio
       sendbyte_byte_x(7)
                                    <= spi_rw_bit;</pre>
       sendbyte_byte_x(6 downto 5) <= "00";
       sendbyte_byte_x(4 downto 0) <= spi_registerid(12 downto 8);</pre>
       sendbyte_seq_start_x
                                  <= '1';
       NEXT STATE
                                    <= S_SEND_CMD_A_WAIT;
     when S_SEND_CMD_A_WAIT =>
       takeover_sdio <= '1';
       if (sendbyte done = '0') then
         NEXT_STATE <= S_SEND_CMD_A_WAIT;</pre>
       else
         NEXT_STATE <= S_SEND_CMD_B;</pre>
```

```
stdin
Nov 25, 13 3:21
                                                                      Page 14/185
       end if;
       -- I2C SEND CMD Part1
     when S SEND CMD B =>
                                    <= '1';
       takeover_sdio
       sendbyte byte x(7 downto 0) <= spi registerid(7 downto 0);
       sendbyte seg start x
                                    <= '1';
      NEXT STATE
                                    <= S SEND CMD B WAIT;
     when S SEND CMD B WAIT =>
       takeover sdio <= '1';
       if (sendbyte done = '0') then
        NEXT STATE <= S SEND CMD B WAIT;
       else
         if (spi rw bit = '1') then
          NEXT STATE
                             <= S GET DATA;
         else
          NEXT_STATE
                             <= S SEND DATA;
         end if;
       end if;
       -- I2C SEND DataWord
     when S_SEND_DATA =>
       takeover_sdio
                               <= '1';
       sendbyte byte x
                               <= spi register data;
       sendbyte_seq_start_x <= '1';
      NEXT STATE
                              <= S_SEND_DATA_WAIT;
     when S_SEND_DATA_WAIT =>
       takeover_sdio <= '1';</pre>
       if (sendbyte done = '0') then
        NEXT_STATE <= S_SEND_DATA_WAIT;</pre>
        NEXT STATE <= S STOP;
       end if;
       -- I2C GET DataWord
     when S GET DATA =>
      readbyte_seq_start_x <= '1';</pre>
      NEXT STATE
                               <= S GET DATA WAIT;
     when S_GET_DATA_WAIT =>
       if (readbyte done = '0') then
         NEXT STATE <= S GET DATA WAIT;
         reg_data_x(7 downto 0) <= readbyte_byte;</pre>
         NEXT STATE
                                <= S STOP;
       end if;
       -- SPI STOP Sequence
     when S_STOP =>
       wait_timer_init_x
                             <= SPI_SPEED srl 2;
      NEXT STATE
                             <= S STOP WAIT;
     when S STOP WAIT =>
      if (wait_timer_done = '0') then
        NEXT_STATE <= S_STOP_WAIT;</pre>
         reg data x <= reg data or x"4000 0000"; -- Set DONE Bit
         NEXT_STATE <= S_IDLE;</pre>
       end if;
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 15/185
  end case;
 end process PROC_I2C_MASTER;
 -- TRBNet Slave Bus
     Write bit definition
     ______
     D[31] SPI GO
                             0 => don't do anything on SPI,
                             1 => start SPI access
           SPI ACTION
                             0 => write byte, 1 => read byte
     D[30]
     D[20:8] SPI CMD
                             SPI Register Id
     D[7:0] SPI DATA
                             data to be written
     Read bit definition
     _____
             RUNNING
     ווגות
                             whatever
     D[30] SPI DONE
                             whatever
     D[29:21] reserved
                             reserved
     D[20:16] debug
                             subject to change, don't use
     D[15:8] reserved
                             reserved
     D[7:0] SPI DATA
                             result of SPI read operation
 PROC_SLAVE_BUS: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET IN = '1' ) then
      slv_data_out_o
                       <= (others => '0');
      slv_no_more_data_o <= '0';</pre>
      slv unknown addr o <= '0';
                     - <= '0';
      slv_ack_o
      spi start
                       <= '0';
      command ack o
                        <= '0';
      spi chipid
                             <= (others => '0');
      spi rw bit
                           <= '0';
      spi registerid
                         <= (others => '0');
<= (others => '0');
      spi_register_data
      spi register value read <= (others => '0');
    else
                       <= (others => '0');
      slv data out o
      slv_unknown_addr_o <= '0';
      slv_no_more_data_o <= '0';</pre>
                        <= '0';
      spi start
      command_ack_o
                        <= '0';
      --if (spi_busy = '0' and INTERNAL_COMMAND_IN(31) = '1') then
      -- spi_rw_bit
                            <= INTERNAL_COMMAND_IN(30);</pre>
      -- spi_registerid
                            <= INTERNAL_COMMAND_IN(20 downto 8);</pre>
      -- spi_register_data <= INTERNAL_COMMAND_IN(7 downto 0);
                        <= '1';
      -- spi_start
                            <= '1';
      -- command_ack_o
                            <= '1';
      -- slv ack o
      --elsif (SLV_WRITE_IN = '1') then
      if (SLV_WRITE_IN = '1') then
```

```
stdin
 Nov 25, 13 3:21
                                                                     Page 16/185
          if (spi_busy = '0' and SLV_DATA_IN(31) = '1') then
                             <= SLV_DATA_IN(30);
            spi rw bit
            spi registerid <= SLV DATA IN(20 downto 8);
            spi register data <= SLV DATA IN(7 downto 0);</pre>
                             <= '1';
            spi_start
                              <= '1';
            slv ack o
          else
            slv ack o
                              <= '1';
          end if;
        elsif (SLV_READ_IN = '1') then
         if (spi busy = '1') then
            slv no more data o <= '1';
            slv ack o
                               <= '0';
          else
            slv data out o
                               <= req data;
            slv ack o
                               <= '1';
          end if;
        else
         slv_ack_o
                               <= '0';
        end if;
      end if;
    end if;
  end process PROC_SLAVE_BUS;
  -- Output Signals
 -- SPI Outputs
 SDIO INOUT
                  <= sdio sendbyte when (takeover sdio = '1')
                     else 'Z';
 SCLK OUT
                  <= sclk o or
                     sclk sendbyte or
                     sclk_readbyte;
 CSB OUT
                  <= csb o;
  COMMAND_ACK_OUT <= command_ack_o;</pre>
  -- Slave Bus
 SLV DATA OUT
                       <= slv_data_out_o;
 SLV_NO_MORE_DATA_OUT <= slv_no_more_data_o;</pre>
 SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
 SLV_ACK_OUT
                      <= slv_ack_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity adc spi readbyte is
 generic (
    SPI_SPEED : unsigned(7 downto 0) := x"32"
    );
```

```
stdin
 Nov 25, 13 3:21
                                                                            Page 17/185
 port(
    CLK_IN
                           : in std logic;
                           : in std logic;
    RESET IN
                           : in std_logic;
    START_IN
                           : out std logic vector(7 downto 0);
    BYTE OUT
    SEQUENCE DONE OUT
                          : out std logic;
    -- SPI connections
    SDIO IN
                           : in std logic;
    SCLK OUT
                           : out std_logic
    );
end entity;
architecture Behavioral of adc spi readbyte is
  -- Send Byte
                             : std logic;
 signal sclk o
 signal spi start
                             : std logic;
  signal sequence_done_o : std_logic;
 signal spi_byte : unsigned(7 downto 0);
signal bit_ctr : unsigned(3 downto 0);
signal spi_ack_o : std_logic;
  signal wait timer init : unsigned(7 downto 0);
  signal sequence_done_o_x : std_logic;
 signal spi_byte_x : unsigned(7 downto 0);
signal bit_ctr_x : unsigned(3 downto 0);
signal spi_ack_o_x : std_logic;
  signal wait timer init x : unsigned(7 downto 0);
  type STATES is (S_IDLE,
                   S UNSET SCKL,
                   S UNSET SCKL HOLD,
                   S GET BIT.
                   S SET SCKL,
                   S NEXT_BIT,
                   S DONE
  signal STATE, NEXT_STATE : STATES;
  -- Wait Timer
 signal wait timer done
                             : std logic;
begin
 -- Timer
 nx_timer_1: nx_timer
    generic map(
      CTR WIDTH => 8
    port map (
      CLK_IN
                      => CLK_IN,
                   => RESET_IN,
      RESET IN
      TIMER_START_IN => wait_timer_init,
      TIMER_DONE_OUT => wait_timer_done
      );
  PROC_READ_BYTE_TRANSFER: process(CLK_IN)
  begin
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 18/185
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      sequence done o <= '0';
                   <= (others => '0');
      bit ctr
                       <= '0';
      spi_ack_o
      wait timer init <= (others => '0');
      STATE
                       <= S IDLE;
     else
      sequence done o <= sequence done o x;
      spi byte <= spi byte x;
      bit ctr
                       <= bit ctr x;
      spi_ack_o
                       <= spi ack o x;
      wait timer init <= wait timer init x;</pre>
                       <= NEXT STATE;
     end if;
  end if;
end process PROC READ BYTE TRANSFER;
PROC READ BYTE: process(STATE,
                        START_IN,
                         wait_timer_done,
                        bit ctr
                         )
begin
                     <= '0';
  sclk o
  sequence_done_o_x <= '0';</pre>
  spi_byte_x
                     <= spi_byte;
                     <= bit ctr;
  bit ctr x
                <= spi_ack_o;
  spi_ack_o_x
  wait_timer_init_x <= (others => '0');
  case STATE is
    when S_IDLE =>
      if (START IN = '1') then
        spi_byte_x
                          <= (others => '0');
        bit ctr x
                          <= x"7";
        wait_timer_init_x <= SPI_SPEED srl 1;</pre>
        NEXT STATE
                         <= S UNSET SCKL;
       else
        NEXT STATE
                          <= S IDLE;
      end if;
      -- SPI Read byte
     when S UNSET SCKL =>
      wait_timer_init_x <= SPI_SPEED srl 1;</pre>
      NEXT_STATE
                        <= S_UNSET_SCKL_HOLD;
     when S_UNSET_SCKL_HOLD =>
      if (wait_timer_done = '0') then
        NEXT_STATE <= S_UNSET_SCKL_HOLD;</pre>
      else
        NEXT_STATE <= S_GET_BIT;</pre>
      end if;
     when S GET BIT =>
      spi byte x(0)
                        <= SDIO IN;
      wait_timer_init_x <= SPI_SPEED srl 1;</pre>
      NEXT_STATE
                        <= S_SET_SCKL;
     when S_SET_SCKL =>
      sclk_o <= '1';
      if (wait timer done = '0') then
```

```
stdin
 Nov 25, 13 3:21
                                                                    Page 19/185
         NEXT_STATE <= S_SET_SCKL;</pre>
        else
         wait timer init x <= SPI SPEED srl 1;
         NEXT STATE <= S NEXT BIT;
        end if;
      when S NEXT BIT =>
       sclk o <= '1';
       if (\overline{bit} \ ctr > 0) then
                     <= bit_ctr - 1;
         bit ctr x
                          <= spi_byte sll 1;
         spi_byte_x
         wait timer init x <= SPI SPEED srl 1;</pre>
         NEXT STATE <= S UNSET SCKL;
        else
         NEXT STATE
                           <= S DONE;
       end if;
      when S DONE =>
       sclk o <= '1';
       sequence_done_o_x <= '1';</pre>
       NEXT STATE
                       <= S IDLE;
   end case;
  end process PROC_READ_BYTE;
  -- Output Signals
  SEQUENCE_DONE_OUT <= sequence_done_o;</pre>
 BYTE OUT
                 <= spi byte;
 -- I2c Outputs
 SCLK OUT <= sclk o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity adc_spi_sendbyte is
 generic (
   SPI\_SPEED : unsigned(7 downto 0) := x"32"
   );
 port(
                      : in std_logic;
   CLK_IN
   RESET_IN
                     : in std_logic;
                        : in std logic;
   START IN
                        : in std_logic_vector(7 downto 0);
   BYTE_IN
   SEQUENCE_DONE_OUT : out std logic;
   -- SPI connections
   SCLK OUT
                        : out std_logic;
   SDIO OUT
                        : out std logic
   );
end entity;
```

```
stdin
 Nov 25, 13 3:21
                                                                   Page 20/185
architecture Behavioral of adc_spi_sendbyte is
 -- Send Byte
 signal sclk o
                          : std logic;
                          : std_logic;
 signal sdio_o
 signal spi_start
                          : std logic;
 signal sequence done o : std logic;
 signal wait_timer_init : unsigned(7 downto 0);
 signal sequence done o x : std logic;
 signal spi_byte_x : unsigned(7 downto 0);
signal bit_ctr_x : unsigned(3 downto 0);
 signal wait timer init x : unsigned(7 downto 0);
 type STATES is (S_IDLE,
                 S_SET_SDIO,
                 S_SET_SCLK,
                 S_NEXT_BIT,
                 S DONE
                 );
 signal STATE, NEXT_STATE : STATES;
 -- Wait Timer
 signal wait_timer_done : std_logic;
begin
 -- Timer
 nx_timer_1: nx_timer
   generic map (
     CTR WIDTH => 8
   port map (
     CLK IN
                   => CLK IN,
                => RESET IN,
     RESET IN
     TIMER_START_IN => wait_timer_init,
     TIMER DONE OUT => wait timer done
     );
 PROC SEND BYTE TRANSFER: process(CLK IN)
 begin
   if( rising_edge(CLK_IN) ) then
     if ( RESET_IN = '1' ) then
       sequence_done_o <= '0';</pre>
       bit ctr <= (others => '0');
       wait_timer_init <= (others => '0');
       STATE
                   <= S IDLE;
       sequence_done_o <= sequence_done_o_x;</pre>
       spi_byte <= spi_byte_x;
bit_ctr <= bit_ctr_x;
       wait_timer_init <= wait_timer_init_x;</pre>
                    <= NEXT_STATE;
       STATE
     end if;
   end if;
 end process PROC_SEND_BYTE_TRANSFER;
  PROC SEND BYTE: process(STATE,
```

```
stdin
Nov 25, 13 3:21
                                                                     Page 21/185
                         START_IN,
                         wait_timer_done,
                         bit ctr
begin
                      <= '0';
  sdio o
  sclk o
                     <= '0';
  sequence_done_o_x <= '0';</pre>
  spi_byte_x <= spi_byte;</pre>
  bit ctr x
                   <= bit ctr;
  wait_timer_init_x <= (others => '0');
  case STATE is
    when S IDLE =>
      if (START IN = '1') then
                     <= BYTE_IN;
        spi byte x
        bit ctr x
                         <= x"7";
        wait_timer_init_x <= SPI_SPEED srl 1;</pre>
        NEXT STATE <= S SET SDIO;
       else
        NEXT_STATE <= S_IDLE;</pre>
       end if;
     when S_SET_SDIO =>
       sdio o <= spi byte(7);</pre>
       if (wait_timer_done = '0') then
        NEXT STATE <= S SET SDIO;
        wait_timer_init_x <= SPI_SPEED srl 1;</pre>
        NEXT_STATE <= S_SET_SCLK;</pre>
       end if;
     when S_SET_SCLK =>
       sdio o <= spi byte(7);</pre>
       sclk_o <= '1';
       if (wait timer done = '0') then
        NEXT STATE <= S SET SCLK;
       else
        NEXT STATE
                           <= S NEXT BIT;
       end if;
     when S_NEXT_BIT =>
       sdio_o <= spi_byte(7);</pre>
       sclk o <= '1';
       if (bit_ctr > 0) then
        bit_ctr_x
                      <= bit_ctr - 1;
         spi_byte_x
                      <= spi byte sll 1;
        wait_timer_init_x <= SPI_SPEED srl 1;</pre>
        NEXT_STATE
                        <= S SET SDIO;
       else
        NEXT STATE
                        <= S DONE;
       end if;
     when S_DONE =>
       sdio_o <= spi_byte(7);</pre>
       sclk o <= '1';
       sequence_done_o_x <= '1';
       NEXT_STATE
                      <= S_IDLE;
  end case;
end process PROC_SEND_BYTE;
```

```
stdin
 Nov 25, 13 3:21
                                                                   Page 22/185
  -- Output Signals
 SEQUENCE_DONE_OUT <= sequence_done_o;</pre>
 -- SPI Outputs
 SDIO OUT <= sdio o;
 SCLK OUT <= sclk o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity debug_multiplexer is
 generic (
   NUM_PORTS : integer range 1 to 32 := 1
 port(
                     : in std_logic;
   CLK_IN
   RESET_IN
                       : in std logic;
   DEBUG LINE IN
                     : in debug_array_t(0 to NUM_PORTS-1);
                       : out std logic vector(15 downto 0);
   DEBUG LINE OUT
   -- Slave bus
   SLV_READ_IN : in std_logic;
SLV_WRITE_IN : in std_logic;
SLV_DATA_OUT : out std_logic_vector(31 downto 0);
   SLV DATA IN
                     : in std logic vector(31 downto 0);
                 : in std_logic_vector(15 downto 0);
: out std_logic;
   SLV ADDR IN
   SLV ACK OUT
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV UNKNOWN ADDR OUT : out std logic
   );
end entity;
architecture Behavioral of debug multiplexer is
 signal port_select
                          : std_logic_vector(7 downto 0);
 signal debug_line_o
                          : std_logic_vector(15 downto 0);
 signal slv_data_out_o : std_logic_vector(31 downto 0);
 signal slv_no_more_data_o : std_logic;
 signal slv_unknown_addr_o : std_logic;
 signal slv_ack_o : std_logic;
begin
 PROC_MULTIPLEXER: process(port_select,
                           DEBUG_LINE_IN)
 begin
   if (unsigned(port_select) < NUM_PORTS) then
     debug line o <= DEBUG LINE IN(to integer(unsigned(port select)));</pre>
   else
     debug_line_o <= (others => '1');
   end if;
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 23/185
 end process PROC_MULTIPLEXER;
 PROC SLAVE BUS: process(CLK IN)
 begin
   if (rising_edge(CLK_IN)) then
     if( RESET IN = '1' ) then
       slv data out o <= (others => '0');
       slv no more data o <= '0';
       slv_unknown_addr_o <= '0';
       slv_ack_o <= '0';
       port select
                         <= (others => '0');
     else
                         <= '1';
       slv ack o
       slv_unknown_addr_o <= '0';
       slv_no_more_data_o <= '0';
       slv data out o
                       <= (others => '0');
       if (SLV_WRITE_IN = '1') then
         case SLV ADDR IN is
           when x"0000" =>
            if (unsigned(SLV_DATA_IN(7 downto 0)) < NUM_PORTS) then
              port select
                                  <= SLV DATA IN(7 downto 0);
             end if;
                                       <= '1';
             slv_ack_o
           when others =>
             slv_unknown_addr_o <= '1';
                                        <= '0';
             slv ack o
         end case;
       elsif (SLV READ IN = '1') then
         case SLV ADDR IN is
           when x"0000" =>
             slv data out o(7 downto 0) <= port select;
             slv data out o(31 downto 8) <= (others => '0');
           when others =>
             slv unknown addr o
                                      <= '1';
             slv_ack_o
                                        <= '0';
         end case;
       else
         slv ack o
                                       <= '0';
       end if;
     end if;
   end if;
 end process PROC_SLAVE_BUS;
 -- Output Signals
 SLV DATA OUT
                  <= slv data out o;
 SLV_NO_MORE_DATA_OUT <= slv_no_more_data_o;</pre>
 SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
                 <= slv_ack_o;</pre>
 SLV_ACK_OUT
 DEBUG_LINE_OUT
                <= debug_line_o;
end Behavioral;
```

```
stdin
 Nov 25, 13 3:21
                                                                  Page 24/185
-- Gray Decoder
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Gray Decoder is
 generic (
   WIDTH: integer range 2 to 32:= 12 -- Register Width
 port (
   CLK IN
           : in std logic;
   RESET IN : in std logic;
   -- Input
   GRAY_IN : in std_logic_vector(WIDTH - 1 downto 0);
   -- OUTPUT
   BINARY OUT : out std logic vector(WIDTH - 1 downto 0)
end entity;
architecture Gray_Decoder of Gray_Decoder is
 signal binary_o : std_logic_vector(WIDTH - 1 downto 0);
begin -- Gray_Decoder
 PROC DECODER: process (CLK IN)
   variable b : std_logic_vector(WIDTH -1 downto 0) := (others => '0');
   if (rising edge (CLK IN)) then
     if ( RESET IN = '1' ) then
       b := (others => '0');
       b(WIDTH - 1) := GRAY_IN(WIDTH - 1);
       for I in (WIDTH - 2) downto 0 loop
        b(I) := b(I + 1) \text{ xor GRAY IN}(I);
       end loop;
     end if;
   end if;
   binary_o <= b;
 end process PROC DECODER;
-- Output
BINARY_OUT <= binary_o;
end Gray_Decoder;
                     ______
-- Gray EnCcoder
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
```

```
stdin
 Nov 25, 13 3:21
                                                                      Page 25/185
entity Gray_Encoder is
 generic (
   WIDTH: integer range 2 to 32 := 12 -- Register Width
   );
 port (
   CLK IN
                : in std logic;
   RESET IN
               : in std logic;
    -- Input
   BINARY IN
               : in std logic vector(WIDTH - 1 downto 0);
   -- OUTPUT
   GRAY OUT
               : out std logic vector(WIDTH - 1 downto 0)
   );
end entity;
architecture Behavioral of Gray_Encoder is
 signal gray o : std logic vector(WIDTH - 1 downto 0);
begin
 PROC_ENCODER: process (CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
        gray_o <= (others => '0');
        gray_o(WIDTH - 1) <= BINARY_IN(WIDTH -1);</pre>
        for I in (WIDTH - 2) downto 0 loop
          gray o(I) <= BINARY IN(I + 1) xor BINARY IN(I);</pre>
        end loop;
      end if;
    end if;
  end process PROC_ENCODER;
  -- Output
 GRAY_OUT <= gray_o;</pre>
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity level to pulse is
 port (
   CLK_IN
                  : in std_logic;
   RESET IN
                 : in std logic;
                  : in std logic;
   LEVEL IN
                  : out std_logic
   PULSE_OUT
   );
end entity;
architecture Behavioral of level_to_pulse is
```

```
stdin
 Nov 25, 13 3:21
                                                                     Page 26/185
  type STATES is (IDLE,
                  WAIT_LOW
                );
 signal STATE, NEXT STATE: STATES;
 signal pulse o
                          : std logic;
begin
  PROC CONVERT TRANSFER: process(CLK IN)
 begin
   if (rising edge (CLK IN) ) then
      if ( RESET IN = '1' ) then
        STATE
                 <= IDLE;
      else
       STATE
                  <= NEXT STATE;
      end if;
    end if;
  end process PROC_CONVERT_TRANSFER;
 PROC CONVERT: process(STATE,
                        LEVEL IN
 begin
    case STATE is
      when IDLE =>
       if (LEVEL_IN = '1') then
         pulse o
                      <= '1';
         NEXT STATE <= WAIT LOW;
        else
          pulse_o
                      <= '0';
         NEXT STATE <= IDLE;
        end if;
      when WAIT LOW =>
        pulse o
                     <= '0';
        if (LEVEL IN = '0') then
         NEXT STATE <= IDLE;
         NEXT_STATE <= WAIT_LOW;</pre>
        end if;
    end case;
 end process PROC_CONVERT;
  -- Output Signals
 PULSE_OUT <= pulse_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity nx_control is
 port(
    CLK IN
                           : in std logic;
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 27/185
   RESET_IN
                          : in std_logic;
   -- Monitor PLL Locks
   PLL NX CLK LOCK IN
                          : in std logic;
   PLL_ADC_DCLK_LOCK_IN
                         : in std_logic;
   PLL ADC SCLK LOCK IN
                         : in std logic;
   -- Signals
   I2C SM RESET OUT
                          : out std logic;
   I2C REG RESET OUT
                          : out std logic;
   NX TS RESET OUT
                          : out std logic;
   I2C ONLINE IN
                          : in std logic;
   OFFLINE OUT
                          : out std logic;
   -- Slave bus
   SLV READ IN
                         : in std logic;
   SLV WRITE IN
                         : in std logic;
                         : out std logic vector(31 downto 0);
   SLV DATA OUT
   SLV DATA IN
                         : in std logic vector(31 downto 0);
                         : in std_logic_vector(15 downto 0);
   SLV_ADDR_IN
   SLV ACK OUT
                         : out std_logic;
   SLV NO MORE DATA OUT : out std logic;
   SLV_UNKNOWN_ADDR_OUT : out std_logic;
   DEBUG OUT
                         : out std logic vector(15 downto 0)
   );
end entity;
architecture Behavioral of nx_control is
 -- Offline Handler
 signal offline_force_internal : std_logic;
 signal offline_force
                                : std_logic;
                                : std logic;
 signal offline o
                              : std logic;
 signal offline on
 signal online on
                              : std logic;
 signal offline_last
                              : std logic;
 -- I2C Reset
 signal i2c sm reset start
                                : std logic;
 signal i2c reg reset start
                                : std logic;
 signal nx_ts_reset_start
                                : std_logic;
 signal i2c sm reset o
                                : std logic;
 signal i2c_reg_reset_o
                                : std logic;
                                : std logic;
 signal nx_ts_reset_o
 type STATES is (S IDLE,
                 S_I2C_SM_RESET,
                 S_I2C_SM_RESET_WAIT,
                 S_I2C_REG_RESET,
                 S I2C REG RESET WAIT,
                 S_NX_TS_RESET,
                 S_NX_TS_RESET_WAIT
 signal STATE : STATES;
 -- Wait Timer
 signal wait_timer_init
                                 : unsigned(7 downto 0);
 signal wait timer done
                                 : std logic;
```

```
stdin
 Nov 25, 13 3:21
                                                                    Page 28/185
  -- PLL Locks
 signal pll nx clk lock
                                 : std logic;
                                 : std logic;
 signal pll adc dclk lock
 signal pll_adc_sclk_lock
                                 : std_logic;
 signal pll nx clk notlock
                                 : std logic;
 signal pll adc dclk notlock
                                 : std logic;
 signal pll adc sclk notlock
                                 : std logic;
  signal pll_nx_clk_notlock_ctr : unsigned(15 downto 0);
 signal pll adc dclk notlock ctr : unsigned(15 downto 0);
 signal pll adc sclk notlock ctr : unsigned(15 downto 0);
  signal clear notlock counters : std logic;
  -- Nxvter Data Clock
 signal nx data clk dphase o
                                 : std logic vector(3 downto 0);
 signal nx data clk finedelb o : std logic vector(3 downto 0);
 -- Slave Bus
 signal slv data out o
                                 : std logic vector(31 downto 0);
 signal slv_no_more_data_o
                                 : std logic;
 signal slv_unknown_addr_o
                                 : std_logic;
 signal slv ack o
                                 : std logic;
begin
 DEBUG_OUT(0)
                         <= CLK_IN;
 DEBUG_OUT(1)
                         <= i2c_sm_reset_o;
                         <= i2c reg reset o;
 DEBUG OUT(2)
 DEBUG OUT(3)
                         <= nx ts reset o;
                         <= PLL_NX_CLK_LOCK_IN;
 DEBUG_OUT(4)
 DEBUG OUT(5)
                         <= pll nx clk lock;
 DEBUG_OUT(6)
                         <= PLL_ADC_DCLK_LOCK_IN;
 DEBUG OUT(7)
                         <= pll adc dclk lock;
 DEBUG OUT(8)
                         <= PLL ADC SCLK LOCK IN;
 DEBUG OUT(9)
                         <= pll adc sclk lock;
 DEBUG OUT(10)
                         <= I2C ONLINE IN;
 DEBUG_OUT(11)
                         <= offline force;
 DEBUG OUT(12)
                         <= offline force internal;
 DEBUG OUT(13)
                         <= offline o;
 DEBUG_OUT(14)
                         <= online on;
 DEBUG OUT(15)
                         <= '0';
 nx_timer_1: nx_timer
   generic map (
     CTR_WIDTH => 8
   port map (
     CLK IN
                    => CLK IN,
                    => RESET_IN,
     RESET IN
     TIMER START IN => wait timer init,
     TIMER_DONE_OUT => wait_timer_done
     );
  -- Offline Handler
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 29/185
offline_force_internal <= '0';
PROC_NXYTER_OFFLINE: process(CLK_IN)
  variable offline state : std logic vector(1 downto 0) := "00";
begin
  if ( rising edge (CLK IN) ) then
    if( RESET IN = '1' ) then
      offline on
                        <= '0';
                         <= '0';
      online on
                        <= '1';
      offline o
                        <= '0';
      offline last
      if (offline force = '1' or offline force internal = '1') then
        offline o
                      <= '1';
      else
        offline o
                       <= not I2C ONLINE IN;
      end if;
      -- Offline State changes
      offline on <= '0';
                        <= '0';
      online on
      offline last
                        <= offline o;
      offline state
                     := offline_o & offline_last;
      case offline state is
        when "01" =>
          offline on
                        <= '1';
        when "10" =>
          online on
                         <= '0';
        when others => null;
      end case;
    end if;
  end if;
end process PROC NXYTER OFFLINE;
-- I2C SM Reset
PROC_I2C_SM_RESET: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      wait_timer_init <= (others => '0');
      i2c sm reset o
                        <= '0';
      i2c_reg_reset_o <= '0';
                        <= '0';
      nx_ts_reset_o
      STATE
                        <= S_IDLE;
    else
      i2c_sm_reset_o
                       <= '0';
      i2c_reg_reset_o <= '0';
      nx_ts_reset_o <= '0';</pre>
      wait timer init <= (others => '0');
      case STATE is
        when S IDLE =>
          if (i2c sm reset start = '1') then
                         <= S_I2C_SM_RESET;
          elsif (i2c_reg_reset_start = '1') then
            STATE
                           <= S I2C REG RESET;
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 30/185
          elsif (nx_ts_reset_start = '1') then
            STATE
                           <= S_NX_TS_RESET;
          else
            STATE
                           <= S IDLE;
          end if;
        when S I2C SM RESET =>
          i2c sm reset o <= '1';
          wait timer init <= x"8f";</pre>
                           <= S I2C SM RESET WAIT;
        when S I2C SM RESET WAIT =>
          i2c sm reset o <= '1';
          if (wait timer done = '0') then
            STATE
                         <= S I2C SM RESET WAIT;
          else
            STATE
                          <= S IDLE;
          end if;
        when S_I2C_REG_RESET =>
          i2c_reg_reset_o <= '1';
          wait timer init <= x"8f";
                          <= S I2C REG RESET WAIT;
        when S I2C REG RESET WAIT =>
          i2c_reg_reset_o <= '1';
          if (wait_timer_done = '0') then
            STATE
                           <= S I2C REG RESET WAIT;
          else
            STATE
                           <= S IDLE;
          end if;
        when S_NX_TS_RESET =>
          nx ts reset o <= '1';
          wait_timer_init <= x"01";</pre>
                           <= S NX TS RESET WAIT;
        when S NX TS RESET WAIT =>
          nx_ts_reset_o <= '1';</pre>
          if (wait timer done = '0') then
                         <= S_NX_TS_RESET_WAIT;</pre>
            STATE
                           <= S IDLE;
          end if;
      end case;
    end if;
  end if;
end process PROC_I2C_SM_RESET;
-- PLL Not Lock Counters
signal_async_trans_1: signal_async_trans
  port map (
    CLK_IN
                => CLK_IN,
    RESET IN => RESET IN,
    SIGNAL_A_IN => PLL_NX_CLK_LOCK_IN,
    SIGNAL_OUT => pll_nx_clk_lock
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 31/185
signal_async_trans_2: signal_async_trans
  port map (
    CLK IN
                => CLK IN,
    RESET_IN => RESET_IN,
    SIGNAL A IN => PLL ADC DCLK LOCK IN,
    SIGNAL OUT => pll adc dclk lock
signal async trans 3: signal async trans
  port map (
    CLK IN
                => CLK IN,
    RESET IN => RESET IN.
    SIGNAL_A_IN => PLL_ADC_SCLK_LOCK_IN,
    SIGNAL OUT => pll adc sclk lock
level to pulse 1: level to pulse
  port map (
    CLK_IN => CLK_IN,
    RESET_IN => RESET_IN,
    LEVEL IN => not pll nx clk lock,
    PULSE_OUT => pll_nx_clk_notlock
level_to_pulse_2: level_to_pulse
  port map (
    CLK IN => CLK IN,
    RESET_IN => RESET_IN,
    LEVEL_IN => not pll_adc_dclk_lock,
    PULSE OUT => pll adc dclk notlock
level to pulse 3: level to pulse
  port map (
    CLK IN => CLK IN,
    RESET IN => RESET IN,
    LEVEL IN => not pll adc sclk lock,
    PULSE_OUT => pll_adc_sclk_notlock
PROC_PLL_UNLOCK_COUNTERS: process (CLK_IN)
begin
  if ( rising edge (CLK IN) ) then
    if( RESET_IN = '1' or clear_notlock_counters = '1') then
      pll_nx_clk_notlock_ctr <= (others => '0');
      pll_adc_dclk_notlock_ctr <= (others => '0');
      pll_adc_sclk_notlock_ctr <= (others => '0');
    else
      if (pll_nx_clk_notlock = '1') then
        pll_nx_clk_notlock_ctr <= pll_nx_clk_notlock_ctr + 1;</pre>
      end if;
      if (pll_adc_dclk_notlock = '1') then
       pll_adc_dclk_notlock_ctr <= pll_adc_dclk_notlock_ctr + 1;</pre>
      end if;
      if (pll_adc_sclk_notlock = '1') then
       pll adc sclk notlock ctr <= pll adc sclk notlock ctr + 1;
      end if;
    end if;
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 32/185
  end if;
end process PROC_PLL_UNLOCK_COUNTERS;
-- Slave Bus
_____
PROC NX REGISTERS: process(CLK IN)
  if ( rising edge (CLK IN) ) then
    if( RESET_IN = '1' ) then
      slv data out o
                                <= (others => '0');
      slv no more data o
                                <= '0';
                                <= '0';
      slv unknown addr o
      slv ack o
                                <= '0';
      i2c sm reset_start
                                <= '0';
      i2c reg_reset_start
                                <= '0';
      nx_ts_reset_start
                                <= '0';
      offline force
                               <= '0';
      nx_data_clk_dphase_o
                               <= x"7";
      nx_data_clk_finedelb_o <= x"0";</pre>
      clear notlock counters <= '0';
    else
                                <= '0';
      slv_unknown_addr_o
      slv_no_more_data_o
                               <= '0';
      slv_data_out_o
                               <= (others => '0');
      i2c_sm_reset_start
                               <= '0';
      i2c reg reset start
                               <= '0';
                               <= '0';
      nx_ts_reset_start
      clear_notlock_counters <= '0';</pre>
      if (SLV_WRITE_IN = '1') then
        case SLV_ADDR_IN is
          when x"0000" =>
                                       <= '1';
            i2c_sm_reset_start
            slv ack o
                                       <= '1';
          when x"0001" =>
            i2c reg reset start
                                       <= '1';
            slv ack o
                                       <= '1';
          when x"0002" =>
            nx ts reset start
                                       <= '1';
            slv ack o
                                       <= '1';
          when x"0003" =>
            offline force
                                       <= SLV DATA IN(0);
            slv_ack_o
                                       <= '1';
          when x"000a" =>
            clear_notlock_counters
                                       <= '1';
            slv ack o
                                       <= '1';
          when others =>
                                       <= '1';
            slv_unknown_addr_o
                                       <= '0';
            slv ack o
        end case;
      elsif (SLV READ IN = '1') then
        case SLV_ADDR_IN is
          when x"0003" =>
            slv data out o(0)
                                       <= offline force;
```

Nov 25, 13 3:21	stdin	Page 33/185
slv_data_out_o slv_ack_o	(31 downto 1) <= (others => <= '1';	′0′);
when x"0004" => slv_data_out_o slv_data_out_o slv_ack_o	(0) <= I2C_ONLINE_ (31 downto 1) <= (others => <= '1';	
when x"0005" => slv_data_out_o slv_data_out_o slv_ack_o	(0) <= offline_o; (31 downto 1) <= (others => <= '1';	′0′);
when x"0006" => slv_data_out_o slv_data_out_o slv_ack_o	(0) <= pll_nx_clk_ (31 downto 1) <= (others =>	
when x"0007" => slv_data_out_o slv_data_out_o slv_ack_o	(0) <= pll_adc_dcl (31 downto 1) <= (others =>	
when x"0008" => slv_data_out_o slv_data_out_o slv_ack_o	(0) <= pll_adc_scl (31 downto 1) <= (others =>	
	(15 downto 0) <= pll_nx_clk_ (31 downto 6) <= (others =>	
	(15 downto 0) <= pll_adc_dcl (31 downto 6) <= (others =>	
	(15 downto 0) <= pll_adc_scl (31 downto 6) <= (others =>	
when others => slv_unknown_add slv_ack_o end case;	dr_o <= '1'; <= '0';	
<pre>else     slv_ack_o     end if; end if; end if;</pre>	<= '0';	
end process PROC_NX_REGISTI	ERS;	
SLV_NO_MORE_DATA_OUT <= slv SLV_UNKNOWN_ADDR_OUT <= slv		
I2C_SM_RESET_OUT <= i2c	c_sm_reset_o;	

```
stdin
 Nov 25, 13 3:21
                                                                     Page 34/185
  I2C_REG_RESET_OUT
                       <= i2c_reg_reset_o;
                       <= nx_ts_reset_o;
 NX_TS_RESET_OUT
 OFFLINE OUT
                       <= offline o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.trb_net_std.all;
use work.trb net components.all;
use work.trb3 components.all;
use work.nxvter components.all;
entity nx data delay is
 port(
    CLK IN
                           : in std logic;
    RESET IN
                           : in std_logic;
    -- Signals
    NX FRAME IN
                           : in std logic vector(31 downto 0);
    ADC_DATA_IN
                           : in std_logic_vector(11 downto 0);
    NEW_DATA_IN
                           : in std_logic;
    NX_FRAME_OUT
                           : out std_logic_vector(31 downto 0);
                           : out std_logic_vector(11 downto 0);
    ADC DATA OUT
    NEW_DATA_OUT
                           : out std_logic;
    FIFO_DELAY_IN
                           : in std_logic_vector(7 downto 0);
    -- Slave bus
    SLV_READ_IN
                           : in std_logic;
    SLV WRITE IN
                           : in std logic;
                           : out std_logic_vector(31 downto 0);
    SLV_DATA_OUT
    SLV_DATA_IN
                           : in std logic vector(31 downto 0);
    SLV_ADDR_IN
                           : in std_logic_vector(15 downto 0);
    SLV ACK OUT
                           : out std logic;
    SLV_NO_MORE_DATA_OUT
                           : out std_logic;
    SLV UNKNOWN ADDR OUT
                           : out std logic;
    DEBUG_OUT
                           : out std_logic_vector(15 downto 0)
    );
end entity;
architecture Behavioral of nx_data_delay is
  -- FIFO Write Handler
 signal fifo_data_in
                               : std_logic_vector(43 downto 0);
 signal fifo_full
                               : std_logic;
                               : std_logic;
 signal fifo_write_enable
 signal fifo_reset
                               : std_logic;
  -- FIFO READ ENABLE
 signal fifo_data_out
                               : std_logic_vector(43 downto 0);
 signal fifo_read_enable
                               : std_logic;
                               : std_logic;
 signal fifo_empty
                               : std_logic;
 signal fifo_almost_empty
  signal fifo_data_valid_t
                               : std_logic;
  signal fifo_data_valid
                               : std_logic;
```

18/93

```
stdin
Nov 25, 13 3:21
                                                             Page 35/185
 -- FIFO READ
 signal nx frame o
                           : std logic vector(31 downto 0);
                           : std logic vector(11 downto 0);
 signal adc data o
 signal new data o
                           : std logic;
 -- Slave Bus
 signal slv data o
                           : std logic vector(31 downto 0);
 signal slv no more data o
                           : std logic;
 signal slv_unknown_addr_o : std_logic;
                    std_logic;
 signal sly ack o
 signal fifo delay
                          : std logic_vector(7 downto 0);
 signal fifo delay reset
                          : std logic;
begin
 -- Debug Signals
 DEBUG OUT(0)
                       <= CLK IN;
 DEBUG OUT(1)
                      <= fifo reset;
 DEBUG OUT(2)
                      <= fifo full;
 DEBUG_OUT(3)
                     <= fifo_write_enable;</pre>
 DEBUG_OUT(4)
                      <= fifo_empty;
 DEBUG OUT(5)
                      <= fifo almost empty;
 DEBUG_OUT(6)
                      <= fifo read enable;
                      <= fifo_data_valid;
 DEBUG_OUT(7)
                      <= new data o;
 DEBUG OUT(8)
 DEBUG_OUT(15 downto 9) <= fifo_delay(6 downto 0);</pre>
 -- FIFO Delay Handler
 _____
 fifo_44_data_delay_1: fifo_44_data_delay
   port map (
     Data
                 => fifo data in,
     Clock
                 => CLK IN,
     WrEn
                 => fifo write enable.
     RdEn
                 => fifo read enable,
     Reset
               => fifo reset,
    AmEmptyThresh => fifo delay,
               => fifo data out,
                => fifo empty,
     Empty
                 => fifo full,
     Full
     AlmostEmpty => fifo almost empty
 -- FIFO Handler
 -- Write to FIFO
 PROC_WRITE_TO_FIFO: process(NEW_DATA_IN,
                          NX_FRAME_IN,
                          ADC DATA IN)
 begin
   if ( NEW_DATA_IN = '1' and fifo_full = '0') then
     fifo data in(31 downto 0) <= NX FRAME IN;
     fifo_data_in(43 downto 32) <= ADC_DATA_IN;
     fifo_write_enable <= '1';</pre>
   else
    end if;
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 36/185
end process PROC_WRITE_TO_FIFO;
fifo reset
               <= RESET IN or fifo delay reset;
-- FIFO Read Handler
fifo read enable
                     <= not fifo almost empty;
PROC FIFO READ ENABLE: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET IN = '1' or fifo reset = '1') then
      fifo_data_valid_t <= '0';</pre>
      fifo data valid
                              <= '0';
      -- Delay read signal by one CLK
      fifo_data_valid_t <= fifo_read_enable;</pre>
      fifo data valid
                             <= fifo data valid t;
    end if;
  end if;
end process PROC_FIFO_READ_ENABLE;
PROC_NX_FIFO_READ: process(CLK_IN)
  if (rising edge (CLK IN)) then
    if (RESET_IN = '1' or fifo_reset = '1') then
      nx frame o <= (others => '0');
      adc data o
                             <= (others => '0');
                              <= '0';
      new_data_o
    else
      if (fifo data valid = '1') then
       nx_frame_o <= fifo_data_out(31 downto 0);</pre>
                           <= fifo_data_out(43 downto 32);
        adc_data_o
        new data o
                             <= '1';
      else
        nx frame o
                              <= x"ffff ffff";
        adc data o
                               <= x"fff";
        new data o
                               <= '0';
      end if;
    end if;
  end if;
end process PROC_NX_FIFO_READ;
PROC FIFO DELAY: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if (RESET_IN = '1') then
      fifo_delay
fifo_delay_reset <= x"01";
<= '0';</pre>
    else
      fifo_delay_reset
                             <= '0';
      if ((FIFO_DELAY_IN /= fifo_delay) and
           (unsigned(FIFO DELAY IN) >= 1)
                                                  and
           (unsigned(FIFO_DELAY_IN) <= 250)</pre>
          ) then
          fifo delay
                             <= FIFO DELAY IN;
          fifo_delay_reset <= '1';</pre>
      else
        fifo delay reset
                             <= '0';
      end if;
    end if;
  end if;
```

stdin

Nov 25, 13 3:21		stdin	Page 37/185
end process PROC_FIF	O_DELAY;		
TRBNet Slave Bus			
IRBNEL STAVE BUS			
Give status info PROC_FIFO_REGISTERS: begin if( rising_edge(CL if( RESET_IN = ' slv_data_o slv_ack_o slv_unknown_ad slv_no_more_da else slv_data_o slv_unknown_ad slv_no_more_da if (SLV_READ_I case SLV_ADD when x"000	process(CLK_I K_IN) ) then 1' ) then  <= (	<pre>(others =&gt; '0'); '0'; '0'; '0'; (others =&gt; '0'); '0';</pre>	
	_o(31 downto 8	8) <= (others => '0');	
when other slv_unkn slv_ack_ end case;	.own_addr_o	<= '1'; <= '0';	
elsif (SLV_WRI slv_unknown_ slv_ack_o else slv_ack_o end if; end if; end if; end process PROC_FIF	addr_o		
Output Signals NX_FRAME_OUT ADC_DATA_OUT NEW_DATA_OUT	<= nx_frame_ <= adc_data_ <= new_data_	_o;	
SLV_DATA_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT SLV_ACK_OUT		ore_data_o; own_addr_o;	
end Behavioral; library ieee; use ieee.std_logic_116 use ieee.numeric_std.a			
library work; use work.trb_net_std.a use work.trb_net_compo use work.nxyter_compon	nents.all;		

```
stdin
 Nov 25, 13 3:21
                                                                  Page 38/185
entity nx_data_receiver is
 port(
   CLK IN
                       : in std logic;
   RESET_IN
                      : in std logic;
   NX_DATA_CLK_TEST_IN : in std_logic;
                : in std logic;
   TRIGGER IN
   -- nXvter Ports
   NX TIMESTAMP CLK IN : in std logic;
   NX TIMESTAMP IN : in std logic vector (7 downto 0);
   -- ADC Ports
   ADC CLK DAT IN
                       : in std logic;
   ADC_FCLK_IN
                       : in std_logic_vector(1 downto 0);
   ADC DCLK IN
                       : in std_logic_vector(1 downto 0);
   ADC SAMPLE CLK OUT : out std logic;
   ADC_A_IN
                       : in std_logic_vector(1 downto 0);
   ADC B IN
                       : in std logic vector(1 downto 0);
   ADC_NX_IN
ADC_D_IN
                       : in std_logic_vector(1 downto 0);
                       : in std_logic_vector(1 downto 0);
   ADC_SCLK_LOCK_OUT : out std_logic;
   -- Outputs
   NX_TIMESTAMP_OUT
                       : out std_logic_vector(31 downto 0);
                       : out std_logic_vector(11 downto 0);
   ADC DATA OUT
   NEW_DATA_OUT
                       : out std_logic;
   TIMESTAMP_CURRENT_IN : in unsigned(11 downto 0);
   -- Slave bus
                     : in std logic;
   SLV READ IN
   SLV_READ_IN : In std_logic;
SLV_WRITE_IN : in std_logic;
SLV_DATA_OUT : out std_logic_vector(31 downto 0);
   SLV DATA IN
                     : in std logic vector(31 downto 0);
                : in std_logic_vector(15 downto 0);
: out std_logic;
   SLV_ADDR_IN
   SLV ACK OUT
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV UNKNOWN ADDR OUT : out std logic;
   DEBUG OUT
                      : out std logic vector(15 downto 0)
   );
end entity;
architecture Behavioral of nx data receiver is
 -- Clock Check
 signal counter_nx_domain
                                   : unsigned(7 downto 0);
                                   : unsigned(7 downto 0);
 signal counter_nx_ref_domain
                                   : unsigned(7 downto 0);
 signal counter_nx_diff
  -- NX_TIMESTAMP_CLK Domain
 -- FIFO DC Input Handler
 signal nx_timestamp_fff
                                   : std_logic_vector(7 downto 0);
                                   : std_logic_vector(7 downto 0);
 signal nx_timestamp_ff
 signal nx_fifo_full
                                   : std_logic;
 signal nx_fifo_delay
                                   : unsigned(3 downto 0);
 signal nx_fifo_reset
                                   : std_logic;
 -- NX TIMESTAMP IN Process
```

Nov 25, 13 3:21	stdin	Page 39/185
signal frame_byte_ctr signal nx_frame_word signal nx_new_frame	<pre>: unsigned(1 downto 0); : std_logic_vector(31 downto 0 : std_logic;</pre>	);
Frame Sync Process signal frame_byte_pos	: unsigned(1 downto 0);	
<pre> RS Sync FlipFlop signal nx_frame_synced signal rs_sync_set signal rs_sync_reset</pre>	<pre>: std_logic; : std_logic; : std_logic;</pre>	
Parity Check signal parity_error	: std_logic;	
Write to FIFO Handler signal nx_fifo_data_input signal nx_fifo_write_enable	<pre>: std_logic_vector(31 downto 0 : std_logic;</pre>	);
NX Clock Active signal nx_clk_active_ff_0 signal nx_clk_active_ff_1 signal nx_clk_active_ff_2	<pre>: std_logic; : std_logic; : std_logic;</pre>	
ADC Ckl Generator signal adc_clk_skip signal adc_sampling_clk signal johnson_ff_0 signal johnson_ff_1 signal johnson_counter_sync signal adc_clk_ok	<pre>: std_logic; : std_logic; : std_logic; : std_logic; : std_logic; : std_logic_vector(1 downto 0) : std_logic;</pre>	;
signal pll_adc_sampling_clk_o signal pll_adc_sampling_clk_lock signal pll_adc_sampling_clk_reset	<pre>: std_logic; : std_logic; : std_logic;</pre>	
PLL ADC Monitor signal pll_adc_not_lock signal pll_adc_not_lock_ctr signal pll_adc_not_lock_ctr_clear	: unsigned(11 downto 0);	
ADC RESET signal adc_clk_ok_last signal adc_reset_s signal adc_reset_ctr	<pre>: std_logic; : std_logic; : unsigned(11 downto 0);</pre>	
	<pre>: unsigned(27 downto 0); : std_logic; : std_logic;</pre>	
type R_STATES is (R_IDLE,	ED,	
signal R_STATE : R_STATES;		
signal sampling_clk_reset_p	: std_logic;	

Nov 25, 12, 2:21	stdin	Page 40/195
Nov 25, 13 3:21 signal sampling_clk_reset	: std_logic;	Page 40/185
	: std_logic;	
signal adc_reset_p signal adc_reset signal adc_reset_h	: std_logic;	
signal add reset h	: std logic;	
signal adc_reset_h signal data_handler_reset_p signal data_handler_reset	: std logic;	
signal data handler reset	: std logic;	
signal reset_handler_counter	: unsigned(15 downto 0);	
CLK_IN Domain		
NX FIFO READ ENABLE		
	: std_logic;	
signal nx fifo empty	: std logic;	
signal nx read enable	: std logic;	
signal nx_fifo_data_valid_t	: std_logic;	
signal nx_fifo_empty signal nx_read_enable signal nx_fifo_data_valid_t signal nx_fifo_data_valid	: std_logic;	
NX FIFO READ		
type delay_array_t is array(0 to 1	15) of std_logic_vector(31 do	ownto 0);
signal nx timestamp d	<pre>: delay_array_t; : std_logic_vector(31 down! : std_logic;</pre>	
signal nx_timestamp_t signal nx_new_timestamp	: std_logic_vector(31 downt	co 0);
signal nx_new_timestamp	: std_logic;	
signal nx_new_timestamp_ctr	: unsigned(3 downto 0);	
signal nx_fifo_data	: std_logic_vector(31 downt	to 0);
Resync Counter Process		
signal resync_counter	: unsigned(11 downto 0);	
signal resync_ctr_inc	: std_logic;	
signal nx_clk_active	: std_logic;	
Parity Error Counter Process		
signal parity_error_counter	: unsigned(11 downto 0);	
signal parity_error_ctr_inc	: std_logic;	
signal reg_nx_frame_synced	: std_logic;	
ADC Data Handler		
ADC Handler		0).
signal adc_data signal test_adc_data	: std_logic_vector(ll downt	50 0);
signal test_adc_data	<pre>: std_logic_vector(11 downt : std_logic_vector(11 downt : std_logic;</pre>	to U);
signal adc_data_valid	: std_logic;	
signal adc_data_t	: std_logic_vector(11 downt	co 0);
signal adc_new_data	: std_logic;	
signal adc_new_data_ctr	: unsigned(3 downto 0);	
signal adc_notlock_ctr	: unsigned(7 downto 0);	
signal ADC_DEBUG	: std_logic_vector(15 downt	co 0);
ADC TEST INPUT DATA		
signal adc_input_error_enable	: std_logic;	
signal adc_input_error_ctr	: unsigned(15 downto 0);	
Data Output Handler		
type STATES is (IDLE,		
WAIT_ADC,		
WAIT_TIMESTAMP		

```
stdin
Nov 25, 13 3:21
                                                                  Page 41/185
                 );
 signal STATE : STATES;
 signal STATE d
                                    : std logic vector(1 downto 0);
 signal nx_timestamp_o
                                   : std_logic_vector(31 downto 0);
 signal adc data o
                                   : std logic vector(11 downto 0);
 signal new data o
                                   : std logic;
 -- Check Nxyter Data Clock via Johnson Counter
 signal nx_data_clock_test_0 : std_logic;
 signal nx data clock test 1
                                   : std logic;
 signal nx data clock
                                  : std logic;
 signal nx data clock state
                                  : std logic vector(3 downto 0);
 signal nx data clock ok
                                   : std logic;
 signal pll adc sample clk dphase : std logic vector(3 downto 0);
 signal pll_adc_sample_clk_finedelb : std_logic_vector(3 downto 0);
 -- Rate Calculations
                                   : unsigned(27 downto 0);
 signal nx_frame_rate_ctr
 signal nx_frame_rate
                                   : unsigned(27 downto 0);
                                   : unsigned(27 downto 0);
 signal adc frame rate ctr
 signal adc_frame_rate
                                   : unsigned(27 downto 0);
 signal rate_timer_ctr
                                   : unsigned(27 downto 0);
 -- Slave Bus
 signal sly data out o
                                  : std logic vector(31 downto 0);
 signal slv no more data o
                                   : std logic;
 signal slv_unknown_addr_o
                                   : std_logic;
 signal slv_ack_o
                                   : std logic;
 signal reset_resync_ctr
                                  : std_logic;
 signal reset_parity_error_ctr
                                  : std_logic;
 signal fifo_reset_r
                                  : std logic;
                                  : std logic vector(1 downto 0);
 signal reset adc handler r : std logic;
 signal reset_handler_counter_clear : std_logic;
 signal adc_bit_shift : unsigned(3 downto 0);
signal johnson_counter_sync_r : unsigned(1 downto 0);
 signal pll adc sample clk dphase r : unsigned(3 downto 0);
begin
 PROC DEBUG MULT: process(debug adc,
                          adc data,
                          adc_data_valid,
                          test adc data,
                          adc_clk_ok,
                          adc_clk_ok_last,
                          adc_clk_skip,
                          adc_reset_s,
                          adc_reset,
                          nx new frame,
                          adc_reset_ctr,
                          nx fifo full.
                          nx_fifo_write_enable,
                          nx_fifo_empty,
                          nx_fifo_read_enable,
                          nx fifo data valid,
                          nx_new_timestamp,
                          adc_new_data,
                          STATE d,
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 42/185
                        new_data_o,
                        nx frame synced,
                        rs sync reset
begin
  case debug adc is
    when "01" =>
      DEBUG OUT
                             <= ADC DEBUG;
    when "10" =>
      DEBUG OUT(0)
                             <= CLK IN;
                             <= nx new frame;
      DEBUG OUT(1)
      DEBUG OUT(2)
                             <= TRIGGER IN;
      DEBUG OUT(3)
                             <= adc data valid;
      DEBUG OUT(15 downto 4) <= adc data;
    when "11" =>
      DEBUG OUT(0)
                             <= CLK IN;
      DEBUG OUT(1)
                             <= reset adc handler;
                             <= TRIGGER IN;
      DEBUG_OUT(2)
      DEBUG_OUT(3)
                             <= adc clk ok;
      DEBUG OUT (4)
                             <= adc clk ok last;
      DEBUG_OUT(5)
                             <= adc_clk_skip;
      DEBUG_OUT(6)
                             <= sampling_clk_reset;
      DEBUG OUT(7)
                             <= adc reset;
      DEBUG_OUT(8)
                             <= r_wait_timer_done;</pre>
                             <= reset_adc_handler_r;</pre>
      DEBUG OUT(9)
      DEBUG OUT(10)
                             <= nx new frame;
                             <= nx_data_clock_ok;
      DEBUG_OUT(11)
      DEBUG OUT(12)
                             <= data_handler_reset;</pre>
                             <= pll adc not lock;
      DEBUG OUT(13)
      DEBUG_OUT(14)
                             <= '0';
                             <= '0';
      DEBUG_OUT(15)
      --DEBUG_OUT(15 downto 11) <= adc_reset_ctr(4 downto 0);
    when others =>
      DEBUG OUT(0)
                             <= CLK IN;
      DEBUG OUT(1)
                             <= TRIGGER IN;
      DEBUG OUT(2)
                             <= nx fifo full;
      DEBUG OUT(3)
                             <= nx fifo write enable;
      DEBUG_OUT(4)
                             <= nx fifo empty;
      DEBUG OUT(5)
                             <= nx fifo empty;
      DEBUG OUT(6)
                             <= nx fifo read enable;
      DEBUG OUT(7)
                             <= nx fifo data valid;
                             <= adc data valid;
      DEBUG_OUT(8)
                             <= nx new timestamp;
      DEBUG OUT(9)
                             <= adc_new_data;
      DEBUG_OUT(10)
        DEBUG_OUT(12 downto 11) <= STATE_d;</pre>
                             <= nx_fifo_reset;
      DEBUG_OUT(11)
      DEBUG_OUT(12)
                             <= '0';
      DEBUG_OUT(13)
                             <= nx_new_frame;
                             <= new data o;
      DEBUG OUT(14)
      DEBUG_OUT(15)
                             <= nx_frame_synced;</pre>
  end case;
end process PROC_DEBUG_MULT;
-- Check NX Data Clk
_______
PROC COUNTER NX CLOCK: process(NX TIMESTAMP CLK IN)
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 43/185
begin
  if (rising_edge(NX_TIMESTAMP_CLK_IN) ) then
     if ( RESET IN = '1' ) then
      counter nx domain <= (others => '0');
      counter nx domain <= counter nx domain + 1;</pre>
     end if;
  end if;
end process PROC COUNTER NX CLOCK;
PROC_COUNTER_NX_REF_CLOCK: process(NX_DATA_CLK_TEST_IN)
begin
  if (rising_edge(NX_DATA_CLK_TEST_IN) ) then
    if ( RESET IN = '1' ) then
      counter nx ref domain <= (others => '0');
      counter nx ref domain <= counter nx ref domain + 1;
     end if;
  end if;
end process PROC_COUNTER_NX_REF_CLOCK;
counter nx diff <= counter nx ref domain - counter nx domain;</pre>
-- ADC CLK DOMAIN
pll adc sampling clk reset <= sampling clk reset;</pre>
-- Shift dphase show 0 as optimal value
pll adc sample clk dphase <=
  std_logic_vector(pll_adc_sample_clk_dphase_r - 1);
pll adc sampling clk 2: pll adc sampling clk
  port map (
    CLK
               => adc sampling clk,
               => pll adc sampling clk reset,
     FINEDELBO => pll_adc_sample_clk_finedelb(0),
    FINEDELB1 => pll adc sample clk finedelb(1),
    FINEDELB2 => pll adc sample clk finedelb(2),
    FINEDELB3 => pll_adc_sample_clk_finedelb(3),
    DPHASE0 => pll adc sample clk dphase(0),
    DPHASE1
              => pll adc sample clk dphase(1),
    DPHASE2
              => pll_adc_sample_clk_dphase(2),
    DPHASE3 => pll_adc_sample_clk_dphase(3),
    CLKOP
              => open.
    CLKOS
               => pll_adc_sampling_clk_o,
    LOCK
               => pll adc sampling clk lock
     );
signal_async_to_pulse_1: signal_async_to_pulse
  port map (
    CLK_IN
                => CLK_IN,
    RESET IN => RESET IN
    PULSE_A_IN => not pll_adc_sampling_clk_lock,
    PULSE_OUT => pll_adc_not_lock
PROC_PLL_LOCK_COUNTER: process(CLK_IN)
begin
  if (rising edge(CLK IN) ) then
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 44/185
    if( RESET_IN = '1' or pll_adc_not_lock_ctr_clear = '1') then
      pll_adc_not_lock_ctr <= (others => '0');
     else
      if (pll adc not lock = '1') then
        pll_adc_not_lock_ctr <= pll_adc_not_lock_ctr + 1;</pre>
     end if;
  end if;
end process PROC PLL LOCK COUNTER;
adc reset h
                         <= RESET IN or adc reset;
adc ad9228 1: adc ad9228
  port map (
    CLK IN
                         => CLK IN.
                         => RESET IN,
    RESET IN
    CLK_ADCDAT_IN
                         => ADC_CLK_DAT_IN,
    RESTART IN
                         => adc reset h,
    ADC0_SCLK_IN
                         => pll_adc_sampling_clk_o,
    ADC0 SCLK OUT
                         => ADC_SAMPLE_CLK_OUT,
    ADCO DATA A IN
                         => ADC NX IN(0),
    ADC0_DATA_B_IN
                         => ADC_B_IN(0),
    ADCO_DATA_C_IN
                         => ADC_A_IN(0),
    ADCO DATA D IN
                         => ADC D IN(0),
    ADC0_DCLK_IN
                         => ADC_DCLK_IN(0),
    ADC0 FCLK IN
                          => ADC FCLK IN(0),
    ADC1_SCLK_IN
                          => pll_adc_sampling_clk_o,
    ADC1 SCLK OUT
                          => open,
    ADC1 DATA A IN
                         => ADC NX IN(1),
                         => ADC_A_IN(1),
    ADC1_DATA_B_IN
    ADC1_DATA_C_IN
                         => ADC_B_IN(1),
    ADC1 DATA D IN
                         => ADC D IN(1),
    ADC1_DCLK_IN
                         => ADC_DCLK_IN(1),
    ADC1 FCLK IN
                          => ADC FCLK IN(1),
    ADCO DATA A OUT
                          => adc data,
    ADCO DATA B OUT
                          => test adc data,
    ADCO DATA C OUT
                          => open,
    ADCO DATA D OUT
                          => open.
    ADCO_DATA_VALID_OUT => adc_data_valid,
    ADC1 DATA A OUT
                          => open,
    ADC1_DATA_B_OUT
                          => open,
    ADC1_DATA_C_OUT
                          => open,
    ADC1 DATA D OUT
                         => open,
    ADC1_DATA_VALID_OUT => open,
    ADCO_NOTLOCK_COUNTER => adc_notlock_ctr,
    ADC1 NOTLOCK COUNTER => open,
    DEBUG OUT
                         => ADC DEBUG
    );
nx_timer_1: nx_timer
  generic map (
    CTR_WIDTH => 28
  port map (
    CLK_IN
                    => CLK_IN,
    RESET IN
                    => RESET IN,
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 45/185
    TIMER_START_IN => r_wait_timer_init,
    TIMER_DONE_OUT => r_wait_timer_done
reset_adc_handler <= '0';</pre>
PROC RESET HANDLER: process(CLK IN)
begin
  if (rising edge(CLK IN) ) then
    if ( RESET IN = '1' ) then
      sampling_clk_reset_p
                                   <= '0';
                                   <= '0';
       adc reset p
      data handler reset p
                                   <= '0';
      r wait timer init
                                   <= x"00f 4240"; -- 1ms to settle down
      reset handler counter
                                  \leq (others => '0');
                                   <= R PLL RESET;
      R STATE
    else
                                   <= '0';
      sampling clk reset p
      adc reset p
                                   <= '0';
                                   <= '0';
      data_handler_reset_p
      r_wait_timer_init
                                  <= (others => '0');
      if (reset_handler_counter_clear = '1') then
        reset_handler_counter
                                  <= (others => '0');
      end if;
       case R STATE is
        when R IDLE =>
          if (reset_adc_handler = '1' or
              reset_adc_handler_r = '1' or
               pll adc not lock = '1') then
            r wait timer init
                                  <= x"00f 4240"; -- 1ms to settle down
            R_STATE
                                  <= R_PLL_RESET;
           else
            R STATE
                                   <= R_IDLE;
           end if;
         when R PLL RESET =>
           if (reset_handler_counter_clear = '0') then
            reset handler counter <= reset handler counter + 1;
           end if;
           if (r_wait_timer_done = '0') then
            R STATE
                                   <= R WAIT RESET ADC;
             sampling_clk_reset_p <= '1';</pre>
            R STATE
                                   <= R_PLL_WAIT_UNLOCK;
           end if;
         when R_PLL_WAIT_UNLOCK =>
           if (pll_adc_not_lock = '0') then
            R_STATE
                                   <= R_PLL_WAIT_UNLOCK;
           else
            R STATE
                                   <= R PLL WAIT LOCK;
           end if;
         when R PLL WAIT LOCK =>
           if (pll_adc_not_lock = '1') then
            R STATE
                                   <= R_PLL_WAIT_LOCK;
           else
            r_wait_timer_init
                                   <= x"2fa f080"; -- 50ms
            R_STATE
                                   <= R_WAIT_RESET_ADC;
           end if;
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 46/185
        when R_WAIT_RESET_ADC =>
           if (r \text{ wait timer done} = '0') then
            R STATE
                                   <= R WAIT RESET ADC;
           else
                                   <= '1';
            adc reset p
            r wait timer init
                                   <= x"2fa f080"; -- 50ms
            R STATE
                                   <= R WAIT ADC SETTLED;
           end if;
        when R WAIT ADC SETTLED =>
          if (r wait timer done = '0') then
            R STATE
                                  <= R WAIT_ADC_SETTLED;
          else
            data handler reset p <= '1';
            r wait timer init <= x"00f 4240"; -- 1ms
            R STATE
                                  <= R WAIT RESET DATA HANDLER;
          end if;
        when R_WAIT_RESET_DATA_HANDLER =>
          if (r_wait_timer_done = '0') then
            R STATE
                                  <= R WAIT RESET DATA HANDLER;
          മിമേ
            R_STATE
                                  <= R_IDLE;
          end if;
      end case;
     end if;
  end if;
end process PROC_RESET_HANDLER;
pulse_to_level_3: pulse_to_level
  generic map (
    NUM CYCLES => 10
  port map (
    CLK IN
              => CLK IN,
    RESET IN => RESET IN,
    PULSE_IN => sampling_clk_reset_p,
    LEVEL OUT => sampling clk reset
    );
pulse_to_level_4: pulse_to_level
  generic map (
    NUM CYCLES => 5
  port map (
    CLK_IN => CLK_IN,
    RESET IN => RESET IN,
    PULSE_IN => adc_reset_p,
    LEVEL_OUT => adc_reset
pulse_to_level_5: pulse_to_level
  generic map (
    NUM_CYCLES => 5
  port map (
    CLK IN
              => CLK IN,
    RESET_IN => RESET_IN,
    PULSE_IN => data_handler_reset_p,
    LEVEL OUT => data handler reset
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 47/185
    );
-- NX TIMESTAMP CLK IN Domain
-- Merge TS Data 8bit to 32Bit Timestamp Frame
PROC 8 TO 32 BIT: process(NX TIMESTAMP CLK IN)
begin
  if (rising edge(NX TIMESTAMP CLK IN) ) then
    if ( RESET_IN = '1' ) then
      frame_byte_ctr <= (others => '0');
      nx frame word
                      \leq (others => '0');
      nx_timestamp_ff <= (others => '0');
      nx new frame
                       <= '0';
    else
      nx_timestamp_fff <= NX_TIMESTAMP_IN;</pre>
      nx_timestamp_ff <= nx_timestamp_fff;</pre>
      nx new frame
                    <= '0';
      case frame_byte_pos is
        when "11" => nx frame word(31 downto 24) <= nx timestamp ff;
                    frame byte ctr
                                                <= frame byte ctr + 1;
        when "10" => nx frame word(23 downto 16) <= nx timestamp ff;
                     frame_byte_ctr
                                                <= frame byte ctr + 1;
        when "01" => nx frame word(15 downto 8) <= nx timestamp ff;
                    frame_byte_ctr
                                                <= frame_byte_ctr + 1;</pre>
        when "00" => nx frame word( 7 downto 0) <= nx timestamp ff;
                     if (frame_byte_ctr = "11") then
                      nx_new_frame
                                               <= '1';
                     end if;
                     frame_byte_ctr
                                               <= (others => '0');
      end case;
    end if;
  end if;
end process PROC_8_TO_32_BIT;
-- Frame Sync process
PROC_SYNC_TO_NX_FRAME: process(NX_TIMESTAMP_CLK_IN)
begin
  if (rising edge(NX TIMESTAMP CLK IN) ) then
    if ( RESET IN = '1' ) then
      frame_byte_pos <= "11";</pre>
                        <= '0';
      rs sync set
                     <= '0';
      rs_sync_reset
    else
                       <= '0';
      rs_sync_set
      rs_sync_reset <= '0';
      if (nx_new_frame = '1') then
        case nx frame word is
          when x"7f7f7f06" =>
                               <= '1';
            rs sync set
                               <= frame_byte_pos - 1;</pre>
            frame_byte_pos
          when x"7f7f067f" =>
                               <= '1';
            rs sync reset
            frame_byte_pos
                               <= frame byte pos - 2;
          when x"7f067f7f" =>
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 48/185
            rs_sync_reset
                                 <= '1';
            frame_byte_pos
                                 <= frame_byte_pos - 3;
           when x"067f7f7f" =>
                                 <= '1';
            rs_sync_reset
            frame_byte pos
                                 <= frame byte pos - 4;
           when others =>
            frame byte pos
                                 <= frame byte pos - 1;
        end case;
       else
        frame byte pos
                                <= frame byte pos - 1;
       end if;
     end if;
  end if;
end process PROC SYNC TO NX FRAME;
-- RS FlipFlop to hold Sync Status
PROC RS FRAME SYNCED: process(NX TIMESTAMP CLK IN)
begin
  if (rising_edge(NX_TIMESTAMP_CLK_IN) ) then
    if (RESET IN = '1' or rs sync reset = '1') then
      nx_frame_synced <= '0';</pre>
     elsif (rs_sync_set = '1') then
      nx frame synced <= '1';
     end if:
  end if;
end process PROC RS FRAME SYNCED;
-- Check Parity
PROC PARITY CHECK: process(NX TIMESTAMP CLK IN)
  variable parity_bits : std_logic_vector(22 downto 0);
  variable parity
                      : std_logic;
  if (rising_edge(NX_TIMESTAMP_CLK_IN) ) then
    if (RESET IN = '1') then
      parity error
                         <= '0';
      parity error
                         <= '0';
       if (nx_new_frame = '1' and nx_frame_synced = '1') then
        -- Timestamp Bit #6 is excluded (funny nxyter-bug)
        parity_bits
                             := nx frame word(31)
                                nx frame word(30 downto 24) &
                                nx frame word(21 downto 16) &
                                nx frame word(14 downto 8) &
                                nx_frame_word( 2 downto 1);
        parity
                             := xor all(parity bits);
        if (parity /= nx_frame_word(0)) then
          parity_error <= '1';</pre>
        end if;
      end if;
    end if;
  end if;
end process PROC_PARITY_CHECK;
-- Write to FIFO
PROC_WRITE_TO_FIFO: process(NX_TIMESTAMP_CLK_IN)
  if (rising_edge(NX_TIMESTAMP_CLK_IN) ) then
    if (RESET_IN = '1') then
       nx fifo data input
                               <= (others => '0');
```

```
stdin
Nov 25, 13 3:21
                                                                      Page 49/185
       nx_fifo_write_enable
                               <= '0';
     else
       nx fifo data input
                               <= x"deadbeef";
       nx_fifo_write_enable <= '0';</pre>
       if (nx\_new\_frame = '1' and
           nx frame synced = '1' and
           nx fifo full = '0') then
         nx_fifo_data_input <= nx_frame_word;</pre>
         nx_fifo_write_enable <= '1';</pre>
       end if;
     end if;
  end if;
end process PROC WRITE TO FIFO;
fifo ts 32to32 dc 1: fifo ts 32to32 dc
  port map (
     Data
                   => nx_fifo_data_input,
     WrClock
                   => NX TIMESTAMP CLK IN,
     RdClock
                   => CLK IN.
     WrEn
                   => nx_fifo_write_enable,
     RdEn
                   => nx_fifo_read_enable,
     Reset.
                   => nx fifo reset,
     RPReset
                   => nx_fifo_reset,
                   => nx_fifo_data,
     Empty
                   => nx fifo empty,
     Full
                   => nx_fifo_full
     );
nx_fifo_reset
                   <= RESET_IN or data_handler_reset or fifo_reset_r;</pre>
PROC NX CLK ACT: process(NX TIMESTAMP CLK IN)
  if (rising_edge(NX_TIMESTAMP_CLK_IN)) then
     if(RESET IN = '1') then
       nx_clk_active_ff_0 <= '0';</pre>
       nx clk active ff 1 <= '0';
       nx clk active ff 2 <= '0';
       nx clk active ff 0 <= not nx clk active ff 2;
       nx clk active ff 1 <= nx clk active ff \overline{0};
       nx clk active ff 2 <= nx clk active ff 1;
     end if;
  end if;
end process PROC NX CLK ACT;
-- ADC Sampling Clock Generator using a Johnson Counter
PROC_ADC_SAMPLING_CLK_GENERATOR: process(NX_TIMESTAMP_CLK_IN)
begin
  if (rising_edge(NX_TIMESTAMP_CLK_IN)) then
     if (RESET_IN = '1') then
       johnson_ff_0 <= '0';</pre>
       johnson_ff_1 <= '0';
     else
       if (adc_clk_skip = '0') then
         iohnson ff 0
                        <= not johnson_ff_1;</pre>
         johnson ff 1
                          <= johnson_ff_0;
         adc_sampling_clk <= not johnson_ff_1;
       end if;
     end if;
  end if;
  adc_sampling_clk <= johnson_ff_0;
end process PROC ADC SAMPLING CLK GENERATOR;
```

```
Nov 25, 13 3:21
                                     stdin
                                                                   Page 50/185
 -- Adjust johnson_counter_sync to show optimal value at 0
 johnson counter sync <= std logic vector(johnson counter sync r + 3);
 PROC ADC SAMPLING CLK SYNC: process(NX TIMESTAMP CLK IN)
  variable adc_clk_state : std_logic_vector(1 downto 0);
begin
  if (rising edge(NX TIMESTAMP CLK IN)) then
     if (RESET IN = '1') then
                         <= '0';
      adc clk skip
       adc clk ok
                         <= '0';
       adc clk state
                         := johnson ff 1 & johnson ff 0;
       adc clk skip
                         <= '0';
       if (nx new frame = '1') then
        if (adc clk state /= johnson counter sync) then
          adc clk skip <= '1';
          adc clk ok
                         <= '0';
        മിമേ
          adc_clk_ok
                         <= '1';
        end if;
       end if;
     end if:
  end if;
end process PROC_ADC_SAMPLING_CLK_SYNC;
PROC_ADC_RESET: process(NX_TIMESTAMP_CLK_IN)
begin
  if (rising edge(NX TIMESTAMP CLK IN)) then
    if (RESET_IN = '1') then
      adc_clk_ok_last <= '0';
       adc reset s
                     <= '0';
     else
       adc_reset_s
                      <= '0';
       adc clk ok last <= adc clk ok;
       if (adc clk ok last = '0' and adc clk ok = '1') then
        adc reset s <= '1';
       end if;
     end if;
  end if;
end process PROC ADC RESET;
PROC_RESET_CTR: process(NX_TIMESTAMP_CLK_IN)
begin
  if (rising edge(NX TIMESTAMP CLK IN)) then
    if (RESET IN = '1') then
                           <= (others => '0');
       adc_reset_ctr
     else
      if (adc_reset = '1') then
        adc reset ctr
                          <= adc reset ctr + 1;
       end if;
     end if;
  end if;
 end process PROC RESET CTR;
 -- NX CLK IN Domain
-- FIFO Read Handler
nx fifo read enable
                        <= not nx_fifo_empty;
PROC NX FIFO READ ENABLE: process(CLK IN)
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 51/185
begin
  if (rising_edge(CLK_IN) ) then
    if (RESET IN = '1' or fifo reset r = '1') then
      nx fifo data valid t <= '0';</pre>
                             <= '0';
      nx_fifo_data_valid
    else
      -- Delay read signal by one CLK
      nx fifo data valid
                             <= nx fifo data valid t;
    end if;
  end if;
end process PROC NX FIFO READ ENABLE;
PROC NX FIFO READ: process(CLK IN)
begin
  if (rising_edge(CLK_IN) ) then
    if (RESET_IN = '1' or fifo_reset_r = '1') then
                            <= (others => '0');
      nx timestamp t
      nx new timestamp
                             <= '0';
      nx_new_timestamp_ctr <= (others => '0');
      for I in 1 to 15 loop
        nx timestamp d(I)
                             <= (others => '0');
      end loop;
    else
      if (nx_fifo_data_valid = '1') then
        -- Delay Data relative to ADC by 8 steps
        for I in 1 to 15 loop
          nx_timestamp_d(I) <= nx_timestamp_d(I - 1);</pre>
        end loop;
        nx_timestamp_d(0)
                             <= nx_fifo_data;
        nx_timestamp_t
                             <= nx_timestamp_d(to_integer(nx_fifo_delay));</pre>
        nx_new_timestamp
                             <= '1';
        nx new timestamp ctr <= nx new timestamp ctr + 1;
      else
        nx timestamp t
                             <= x"deadbeef";
        nx new timestamp
                             <= '0';
      end if;
    end if;
  end if;
end process PROC_NX_FIFO_READ;
PROC NX FIFO DELAY: process(CLK IN)
begin
  if (rising_edge(CLK_IN) ) then
    if (RESET_IN = '1' or fifo_reset_r = '1') then
      if (nx fifo data valid = '1') then
      else
      end if;
    end if;
  end if;
end process PROC_NX_FIFO_DELAY;
-- Status Counters
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 52/185
-- Domain Transfers
pulse_dtrans_2: pulse_dtrans
  generic map (
    CLK RATIO => 3
  port map (
    CLK A IN
               => NX TIMESTAMP CLK IN,
    RESET A IN => RESET IN.
    PULSE A IN => rs sync reset,
    CLK B IN => CLK IN.
    RESET B IN => RESET IN.
    PULSE B OUT => resync ctr inc
pulse dtrans 3: pulse dtrans
  generic map (
    CLK RATIO => 3
  port map (
    CLK_A_IN
               => NX_TIMESTAMP_CLK_IN,
    RESET_A_IN => RESET_IN,
    PULSE A IN => parity error,
    CLK_B_IN => CLK_IN,
    RESET_B_IN => RESET_IN,
    PULSE B OUT => parity error ctr inc
-- nx_frame_synced --> CLK_IN Domain
signal_async_trans_1: signal_async_trans
  port map (
    CLK IN
                => CLK IN,
    RESET IN => RESET IN.
    SIGNAL_A_IN => nx_frame_synced,
    SIGNAL OUT => reg nx frame synced
    );
-- Counters
PROC RESYNC COUNTER: process(CLK IN)
begin
  if (rising edge(CLK IN) ) then
    if (RESET_IN = '1' or reset_resync_ctr = '1') then
      resync_counter <= (others => '0');
     else
      if (resync ctr inc = '1') then
        resync_counter <= resync_counter + 1;</pre>
      end if;
    end if;
  end if;
end process PROC_RESYNC_COUNTER;
PROC_PARITY_ERROR_COUNTER: process(CLK_IN)
begin
  if (rising_edge(CLK_IN) ) then
    if (RESET_IN = '1' or reset_parity_error_ctr = '1') then
      parity_error_counter <= (others => '0');
     else
      if (parity_error_ctr_inc = '1') then
        parity_error_counter <= parity_error_counter + 1;</pre>
       end if;
    end if;
  end if;
end process PROC PARITY ERROR COUNTER;
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 53/185
-- ADC Fifo Handler
PROC_ADC_DATA_READ: process(CLK_IN)
  variable adcval : unsigned(11 downto 0) := (others => '0');
begin
  if (rising edge(CLK IN) ) then
    if (RESET IN = '1' or fifo reset r = '1') then
      adc_data_t <= (others => '0');
adc_new_data <= '0':
                        <= '0';
      adc new data
      adc new data ctr <= (others => '0');
      if (adc bit shift(3) = '1') then
        adcval := unsigned(adc data) rol
                           to integer(adc bit shift(2 downto 0));
      else
        adcval
                         := unsigned(adc_data) ror
                           to_integer(adc_bit_shift(2 downto 0));
      end if;
      if (adc_data_valid = '1') then
        adc_new_data
                      <= '1';
        adc_new_data_ctr <= adc_new_data_ctr + 1;</pre>
      else
        adc_data_t
                        <= x"aff";
        adc_new_data
                      <= '0';
      end if;
    end if;
  end if;
end process PROC ADC DATA READ;
PROC_ADC_TEST_INPUT_DATA: process(CLK_IN)
  if (rising edge(CLK IN) ) then
    if (RESET IN = '1') then
      adc_input_error_ctr
                              <= (others => '0');
      if (adc_input_error_enable = '1') then
        if (adc new data = '1' and
            adc data t /= x"fff" and
            adc_data_t /= x"000") then
          adc_input_error_ctr <= adc_input_error_ctr + 1;</pre>
        end if;
      else
        adc_input_error_ctr <= (others => '0');
      end if;
    end if;
  end if;
end process PROC_ADC_TEST_INPUT_DATA;
-- Output handler
PROC_OUTPUT_HANDLER: process(CLK_IN)
  if (rising_edge(CLK_IN) ) then
    if (RESET_IN = '1' or fifo_reset_r = '1') then
      nx timestamp o <= (others => '0');
      adc_data_o <= (others => '0');
                    <= '0';
      new_data_o
      STATE
                     <= IDLE;
```

```
stdin
Nov 25, 13 3:21
                                                                Page 54/185
    else
      case STATE is
        when IDLE =>
          STATE_d <= "00";
          if (nx \text{ new timestamp} = '1' \text{ and adc new data} = '1') then
            nx timestamp o <= nx timestamp t;</pre>
            adc data o
                        <= adc data t;
                           <= '1';
            new data o
            STATE
                           <= IDLE;
          elsif (nx_new_timestamp = '1') then
            nx timestamp o <= nx timestamp t;</pre>
            adc_data_o <= (others => '0');
            new data o
                           <= '0';
            STATE
                           <= WAIT ADC;
          elsif (adc new data = '1') then
            adc data o <= adc data t;
            nx timestamp o <= (others => '0');
            new_data_o <= '0';
            STATE
                           <= WAIT_TIMESTAMP;
          else
           nx timestamp o <= (others => '0');
            adc_data_o <= (others => '0');
                           <= '0';
            new_data_o
            STATE
                           <= IDLE;
          end if;
        when WAIT ADC =>
          STATE_d <= "01";
          if (adc_new_data = '1') then
            adc_data_o
                           <= adc data t;
            new_data_o
                           <= '1';
            STATE
                           <= IDLE;
          else
                          <= '0';
            new_data_o
            STATE
                           <= WAIT ADC;
          end if;
         when WAIT TIMESTAMP =>
          STATE d <= "10";
          if (nx new timestamp = '1') then
            nx_timestamp_o <= nx_timestamp_t;</pre>
            new_data_o <= '1';
            STATE
                           <= IDLE;
          else
                        <= '0';
            new_data_o
            STATE
                           <= WAIT_TIMESTAMP;
          end if;
      end case;
    end if;
  end if;
end process PROC OUTPUT HANDLER;
 ______
PROC_RATE_COUNTER: process(CLK_IN)
  if (rising_edge(CLK_IN) ) then
    if (RESET_IN = '1') then
      nx frame rate ctr
                            <= (others => '0');
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 55/185
      nx_frame_rate
                              <= (others => '0');
                              <= (others => '0');
      adc frame_rate_ctr
                              <= (others => '0');
      adc frame rate
      rate timer ctr
                              \leq (others => '0');
     else
      if (rate_timer_ctr < x"5f5e100") then</pre>
         rate timer ctr
                                <= rate timer ctr + 1;
         if (nx fifo data valid = '1') then
          nx frame rate ctr
                              \leq nx frame rate ctr + 1;
         end if;
         if (adc data valid = '1') then
           adc frame rate ctr <= adc frame rate ctr + 1;
         end if;
       else
        rate timer ctr
                                <= (others => '0');
                                <= nx frame rate ctr;
         nx frame rate
         adc frame rate
                                <= adc frame rate ctr;
         if (nx_fifo_data_valid = '0') then
          nx frame rate ctr
                               <= (others => '0');
         61 66
                                <= x"000_0001";
          nx_frame_rate_ctr
         end if;
         if (adc data valid = '0') then
           adc frame rate ctr <= (others => '0');
          adc frame rate ctr \leq x"000 0001;
         end if;
      end if;
    end if;
  end if;
end process PROC RATE COUNTER;
-- Give status info to the TRB Slow Control Channel
PROC_FIFO_REGISTERS: process(CLK_IN)
begin
  if (rising edge(CLK IN) ) then
     if (RESET IN = '1') then
                                     \leq (others => '0');
      slv_data_out_o
      slv_ack o
                                     <= '0';
                                     <= '0';
      slv_unknown_addr_o
                                     <= '0';
      slv no more data o
                                     <= '0';
      reset_resync_ctr
      reset_parity_error_ctr
                                     <= '0';
      fifo_reset_r
                                     <= '0';
      debug adc
                                     <= (others => '0');
                                    <= '0';
      adc_input_error_enable
                                     <= "00";
       iohnson counter sync r
      pll_adc_sample_clk_dphase_r <= x"0";</pre>
      pll_adc_sample_clk_finedelb
                                     <= (others => '0');
      pll_adc_not_lock_ctr_clear
                                     <= '0';
      nx fifo delay
                                     <= x"8";
      reset_adc_handler_r
                                     <= '0';
      reset_handler_counter_clear <= '0';</pre>
      adc bit shift
                                     <= x"0";
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 56/185
     else
                                     <= (others => '0');
      slv_data_out_o
                                     <= '0';
      slv ack o
                                    <= '0';
       slv unknown addr o
                                    <= '0';
       slv_no_more_data_o
      reset resync ctr
                                    <= '0';
                                    <= '0';
      reset parity error ctr
      fifo reset r
                                    <= '0';
      pll adc not lock ctr clear
                                    <= '0';
                                     <= '0';
      reset add handler r
      reset handler counter clear <= '0';
      if (SLV READ IN = '1') then
        case SLV ADDR IN is
          when x"0000" =>
            slv data out o
                                          <= nx timestamp t;
            slv ack o
                                           <= '1';
          when x"0001" =>
            slv_data_out_o(0)
                                          <= nx_fifo_full;
            slv_data_out_o(1)
                                           <= nx_fifo_empty;
            slv data out o(2)
                                           <= '0';
            slv_data_out_o(3)
                                           <= '0';
            slv_data_out_o(4)
                                           <= nx_fifo_data_valid;
            slv data out o(5)
                                          <= adc new data;
            slv_data_out_o(29 downto 5) <= (others => '0');
                                          <= '0';
            slv data out o(30)
            slv data out o(31)
                                           <= reg_nx_frame_synced;</pre>
                                           <= '1';
            slv_ack_o
          when x"0002" =>
            slv_data_out_o(11 downto 0) <=
              std_logic_vector(resync_counter);
            slv data out o(31 downto 12) <= (others => '0');
            slv_ack_o
                                           <= '1';
          when x"0003" =>
            slv data out o(11 downto 0) <=
              std_logic_vector(parity_error_counter);
            slv data out o(31 downto 12) <= (others => '0');
            slv ack o
                                           <= '1';
          when x"0004" =>
            slv data out o(11 downto 0) <=
              std_logic_vector(pll_adc_not_lock_ctr);
            slv_data_out_o(31 downto 12) <= (others => '0');
            slv ack o
                                           <= '1';
          when x"0005" =>
            slv_data_out_o(1 downto 0)
                                          <= johnson_counter_sync_r;</pre>
            slv_data_out_o(31 downto 2) <= (others => '0');
            slv ack o
                                           <= '1';
          when x"0006" =>
            slv data out o(3 downto 0)
              std_logic_vector(pll_adc_sample_clk_dphase_r);
            slv_data_out_o(31 downto 4) <= (others => '0');
            slv_ack_o
                                           <= '1';
          when x"0007" =>
            slv_data_out_o(3 downto 0)
                                           <= pll_adc_sample_clk_finedelb;</pre>
            slv data out o(31 downto 4)
                                          <= (others => '0');
```

Nov 25, 13 3:21	stdin		Page 57/185
slv_ack_o		<= '1';	
	_o(11 downto 0) _o(31 downto 12)	<= adc_data_t; <= (others => '0'); <= '1';	
when x"0009" =: slv_data_out_ slv_data_out_ slv_ack_o	_o(0) _o(31 downto 1)	<= adc_input_error_enab <= (others => '0'); <= '1';	le;
	_o(15 downto 0) - _o(31 downto 16) -	<= adc_input_error_ctr; <= (others => '0'); <= '1';	
when x"000b" =: slv_data_out slv_data_out slv_ack_o	_o(0) _o(31 downto 1)	<= adc_clk_ok; <= (others => '0'); <= '1';	
	_o(15 downto 0) _o(31 downto 6)	<pre>&lt;= reset_handler_counte &lt;= (others =&gt; '0'); &lt;= '1';</pre>	r;
	_o(3 downto 0)o(31 downto 4)	<= std_logic_vector(nx_ <= (others => '0'); <= '1';	fifo_delay);
	_o(3 downto 0)	<= std_logic_vector(add <= (others => '0'); <= '1';	_bit_shift);
std_logic_	_o(7 downto 0) vector(adc_notlock _o(31 downto 8)	<= _ctr); <= (others => '0'); <= '1';	
	_o(27 downto 0) - _o(31 downto 28) -	<= std_logic_vector(nx_ <= (others => '0'); <= '1';	frame_rate);
	_o(27 downto 0) - _o(31 downto 28) -	<= std_logic_vector(add <= (others => '0'); <= '1';	_frame_rate);
	_o(1 downto 0) _o(31 downto 2)	<= debug_adc; <= (others => '0'); <= '1';	
when others =: slv_unknown_a end case;		<= '1';	

Nov 25,	13 3:21	stdin	Page 58/185
	elsif (SLV_WRITE_IN = '1') the case SLV_ADDR_IN is when x"0002" =>	en <= '1';	
	reset_resync_ctr slv_ack_o	<= '1';	
	<pre>when x"0003" =&gt;   reset_parity_error_ctr   slv_ack_o</pre>	<= '1'; <= '1';	
	<pre>when x"0004" =&gt;   pll_adc_not_lock_ctr_clea   slv_ack_o</pre>	er <= '1'; <= '1';	
	<pre>when x"0005" =&gt;   johnson_counter_sync_r   reset_adc_handler_r   slv_ack_o</pre>	<pre>&lt;= SLV_DATA_IN(1 downto &lt;= '1'; &lt;= '1';</pre>	0);
	<pre>when x"0006" =&gt;   pll_adc_sample_clk_dphase     unsigned(SLV_DATA_IN(3   reset_adc_handler_r   slv_ack_o</pre>		
	<pre>when x"0007" =&gt;   pll_adc_sample_clk_finede   reset_adc_handler_r   slv_ack_o</pre>	<pre>elb &lt;= SLV_DATA_IN(3 downto</pre>	0);
	<pre>when x"0009" =&gt;   adc_input_error_enable   slv_ack_o</pre>	<= SLV_DATA_IN(0); <= '1';	
	<pre>when x"000b" =&gt;   reset_adc_handler_r   slv_ack_o</pre>	<= '1'; <= '1';	
	<pre>when x"000c" =&gt;   reset_handler_counter_cle   slv_ack_o</pre>	ear <= '1'; <= '1';	
	<pre>when x"000d" =&gt;    nx_fifo_delay     unsigned(SLV_DATA_IN(3    slv_ack_o</pre>	<pre>&lt;= downto 0)); &lt;= '1';</pre>	
	<pre>when x"000e" =&gt;   adc_bit_shift   unsigned(SLV_DATA_IN(3   slv_ack_o</pre>	<pre>&lt;= downto 0)); &lt;= '1';</pre>	
	when x"0012" => debug_adc slv_ack_o	<= SLV_DATA_IN(1 downto <= '1';	0);
	<pre>when others =&gt;    slv_unknown_addr_o</pre>	<= '1';	
er	end case; end if; nd if;		

```
stdin
 Nov 25, 13 3:21
                                                                    Page 59/185
    end if;
  end process PROC_FIFO_REGISTERS;
  -- Output Signals
 NX TIMESTAMP OUT
                         <= nx timestamp o;
 ADC DATA OUT
                         <= adc data o;
 NEW DATA OUT
                         <= new data o;
 ADC SCLK LOCK OUT
                         <= pll adc sampling clk lock;
  SLV DATA OUT
                         <= slv data out o;
  SLV NO MORE DATA OUT
                        <= slv no more data o;
  SLV UNKNOWN ADDR OUT
                        <= slv unknown addr o;
 SLV ACK OUT
                         <= slv ack o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.trb net std.all;
use work.nxyter_components.all;
entity nx data validate is
 port (
   CLK IN
                        : in std logic;
   RESET IN
                        : in std logic;
   -- Inputs
                        : in std logic_vector(31 downto 0);
   NX TIMESTAMP IN
   ADC DATA IN
                        : in std_logic_vector(11 downto 0);
                        : in std_logic;
   NEW_DATA_IN
   -- Outputs
   TIMESTAMP_OUT
                        : out std logic vector(13 downto 0);
   CHANNEL OUT
                        : out std logic vector(6 downto 0);
   TIMESTAMP STATUS OUT : out std logic vector(2 downto 0);
   ADC DATA OUT
                        : out std_logic_vector(11 downto 0);
   DATA VALID OUT
                        : out std logic;
   NX_TOKEN_RETURN_OUT : out std_logic;
   NX NOMORE DATA OUT : out std logic;
    -- Slave bus
   SLV READ IN
                         : in std logic;
   SLV WRITE IN
                        : in std logic;
                        : out std_logic_vector(31 downto 0);
   SLV_DATA_OUT
                        : in std logic vector(31 downto 0);
   SLV_DATA_IN
   SLV_ADDR_IN
                        : in std_logic_vector(15 downto 0);
   SLV_ACK_OUT
                        : out std_logic;
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV UNKNOWN ADDR OUT : out std logic;
                        : out std_logic_vector(15 downto 0)
   DEBUG OUT
   );
end entity;
architecture Behavioral of nx_data_validate is
  -- Gray Decoder
```

```
stdin
 Nov 25, 13 3:21
                                                                     Page 60/185
 signal nx_timestamp
                              : std_logic_vector(13 downto 0);
 signal nx_channel_id
                              : std_logic_vector( 6 downto 0);
 -- TIMESTAMP BITS
 signal new_timestamp
                              : std_logic;
 signal valid frame bits
                              : std logic vector(3 downto 0);
 signal status bits
                              : std logic vector(1 downto 0);
 signal parity bit
                              : std logic;
                              : std logic;
 signal parity
                              : std logic vector(11 downto 0);
 signal add data
  -- Validate Timestamp
 signal timestamp o
                              : std logic vector(13 downto 0);
 signal channel o
                              : std logic vector(6 downto 0);
 signal timestamp status o
                             : std logic vector(2 downto 0);
 signal adc data o
                              : std logic vector(11 downto 0);
 signal data_valid_o
                              : std logic;
 signal nx token return o
                             : std logic;
 signal nx_nomore_data_o
                              : std_logic;
 signal invalid frame ctr
                              : unsigned(15 downto 0);
 signal overflow ctr
                              : unsigned(15 downto 0);
                              : unsigned(15 downto 0);
 signal pileup_ctr
 signal parity_error_ctr
                              : unsigned(15 downto 0);
 signal trigger_rate_inc
                              : std logic;
 signal frame rate inc
                              : std logic;
 -- Rate Calculation
                              : unsigned(27 downto 0);
 signal nx trigger ctr t
                              : unsigned(27 downto 0);
 signal nx_frame_ctr_t
 signal nx_rate_timer
                              : unsigned(27 downto 0);
  -- Config
 signal readout type
                              : std logic vector(1 downto 0);
  -- Slave Bus
 signal sly data out o
                              : std logic vector(31 downto 0);
  signal slv no more data o
                             : std logic;
 signal slv unknown addr o
                             : std logic;
 signal slv_ack_o
                              : std logic;
 signal clear counters
                              : std logic;
 signal nx hit rate
                              : unsigned(27 downto 0);
 signal nx_frame_rate
                              : unsigned(27 downto 0);
 signal invalid adc : std logic;
begin
  -- Debug Line
 DEBUG_OUT(0)
                                  <= CLK IN;
 DEBUG OUT(1)
                                  <= nx token return o;
 DEBUG_OUT(2)
                                  <= nx_nomore_data_o;</pre>
 DEBUG OUT(3)
                                  <= data valid o;
 DEBUG OUT(4)
                                  <= new timestamp;
                                  <= (others => '0');
 DEBUG_OUT(8 downto 5)
 DEBUG_OUT(15 downto 9)
                                  <= channel o;
 --DEBUG OUT(6 downto 4)
                                    <= timestamp status o;
 --DEBUG_OUT(7)
                                    <= nx_token_return_o;
 --DEBUG_OUT(8)
                                    <= invalid_adc;--nx_nomore_data_o;</pre>
```

```
stdin
Nov 25, 13 3:21
                                                                Page 61/185
                                 <= channel_o;
--DEBUG_OUT(15 downto 9)
-- Gray Decoder for Timestamp and Channel Id
Gray Decoder 1: Gray Decoder -- Decode nx timestamp
  generic map (
    WIDTH => 14
  port map (
    CLK IN
                       => CLK IN,
    RESET IN
                       => RESET IN.
    GRAY IN(13 downto 7) => not NX TIMESTAMP IN(30 downto 24).
    GRAY IN( 6 downto 0) => not NX TIMESTAMP IN(22 downto 16),
                  => nx timestamp
    BINARY OUT
    );
Gray_Decoder_2: Gray_Decoder
                                 -- Decode Channel ID
  generic map (
    WIDTH => 7
  port map (
              => CLK_IN,
    CLK_IN
    RESET IN => RESET IN,
    GRAY_IN => NX_TIMESTAMP_IN(14 downto 8),
    BINARY OUT => nx channel id
-- Separate Status-, Parity- and Frame-bits, calculate parity
PROC TIMESTAMP BITS: process (CLK IN)
  variable parity_bits : std_logic_vector(22 downto 0);
begin
  if (rising edge (CLK IN)) then
    if (RESET_IN = '1') then
      valid frame bits <= (others => '0');
      status bits
                   <= (others => '0');
      parity bit
                       <= '0';
                        <= '0';
      parity
      new timestamp <= '0';
                       <= (others => '0');
      adc data
    else
      -- Timestamp Bit #6 is excluded (funny nxyter-bug)
      parity bits
                        := NX TIMESTAMP IN(31 downto 24) &
                            NX_TIMESTAMP_IN(21 downto 16) &
                            NX_TIMESTAMP_IN(14 downto 8) &
                          NX_TIMESTAMP_IN( 2 downto 1);
      valid_frame_bits <= (others => '0');
      status bits <= (others => '0');
                        <= '0';
      parity_bit
                        <= '0';
      parity
                        <= '0';
      new_timestamp
      adc data
                        <= (others => '0');
      if (NEW_DATA_IN = '1') then
        valid_frame_bits(3) <= NX_TIMESTAMP_IN(31);</pre>
        valid_frame_bits(2) <= NX_TIMESTAMP_IN(23);</pre>
        valid_frame_bits(1) <= NX_TIMESTAMP_IN(15);</pre>
        valid frame bits(0) <= NX TIMESTAMP IN(7);</pre>
                     <= NX_TIMESTAMP_IN(2 downto 1);
<= NX_TIMESTAMP_IN(0);
<= xor_all(parity_bits);</pre>
        status_bits
        parity_bit
        parity
```

```
Nov 25, 13 3:21
                                 stdin
                                                             Page 62/185
       adc_data
                          <= ADC DATA IN;
       new_timestamp
                         <= '1';
      end if;
    end if;
  end if;
end process PROC TIMESTAMP BITS;
-- Filter only valid events
______
PROC VALIDATE TIMESTAMP: process (CLK IN)
begin
  if (rising edge (CLK IN) ) then
    if (RESET IN = '1') then
      timestamp_o <= (others => '0');
                       <= (others => '0');
      channel o
      timestamp_status_o <= (others => '0');
      adc_data_o <= (others => '0');
                      <= '0';
      data_valid_o
      nx_token_return_o <= '0';</pre>
      nx nomore data o <= '0';
      trigger_rate_inc <= '0';</pre>
      frame_rate_inc
                        <= '0';
      invalid_frame_ctr <= (others => '0');
      overflow_ctr <= (others => '0');
      pileup ctr
                      <= (others => '0');
      parity_error_ctr <= (others => '0');
    else
      timestamp o
                        <= (others => '0');
      channel o <= (others => '0');
      timestamp_status_o <= (others => '0');
      adc_data_o <= (others => '0');
      data_valid_o
                      <= '0';
      trigger rate inc <= '0';
      frame rate inc <= '0';
                        <= '0';
      invalid adc
      if (new timestamp = '1') then
       case valid frame bits is
         -- Data Frame
         when "1000" =>
           ---- Check Overflow
           if ((status_bits(0) = '1') and (clear_counters = '0')) then
            overflow ctr
                                       <= overflow ctr + 1;
           end if;
           ---- Check Parity
           if ((parity_bit /= parity) and (clear_counters = '0')) then
             timestamp_status_o(2) <= '1';
             parity_error_ctr
                                       <= parity_error_ctr + 1;</pre>
           else
             timestamp_status_o(2) <= '0';</pre>
           end if;
           -- Check PileUp
           if ((status bits(1) = '1') and (clear counters = '0')) then
                                       <= pileup_ctr + 1;
             pileup_ctr
           end if;
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 63/185
             -- Take Timestamp
                                            <= nx_timestamp;
             timestamp o
                                            <= nx channel id;
             channel o
             timestamp_status_o(1 downto 0) <= status_bits;</pre>
                                            <= adc_data;
             adc_data_o
            data valid o
                                            <= '1';
             if (adc data = x"aff") then
              invalid adc
                                            <= '1';
             end if;
                                            <= '0';
            nx token return o
            nx nomore data o
                                            <= '0';
                                            <= '1';
            trigger rate inc
           -- Token return and nomore data
           when "0000" =>
                                            <= '1';
            nx token return o
            nx_nomore_data_o
                                            <= nx token return o;
           when others =>
             -- Invalid frame, not empty, discard timestamp
            if (clear_counters = '0') then
              invalid_frame_ctr
                                            <= invalid_frame_ctr + 1;</pre>
             end if;
            nx_token_return_o
                                            <= '0';
            nx nomore data o
                                            <= '0';
         end case;
         frame rate inc
                                            <= '1';
       else
        nx token return o
                                            <= nx token return o;
        nx_nomore_data_o
                                            <= nx_nomore_data_o;
       end if;
       -- Reset Counters
       if (clear counters = '1') then
         invalid frame ctr
                                           <= (others => '0');
        overflow ctr
                                         \leq (others => '0');
        pileup_ctr
                                          <= (others => '0');
        parity error ctr
                                           \leq (others \Rightarrow '0');
      end if;
    end if;
  end if;
end process PROC_VALIDATE_TIMESTAMP;
PROC_CAL_RATES: process (CLK_IN)
begin
  if ( rising_edge(CLK_IN) ) then
    if (RESET_IN = '1') then
                          <= (others => '0');
      nx trigger ctr t
      nx_frame_ctr_t
                          <= (others => '0');
                         <= (others => '0');
      nx rate timer
      nx hit rate
                         <= (others => '0');
                         <= (others => '0');
      nx_frame_rate
     else
      if (nx_rate_timer < x"5f5e100") then</pre>
         if (trigger_rate_inc = '1') then
           nx_trigger_ctr_t <= nx_trigger_ctr_t + 1;</pre>
         end if;
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 64/185
        if (frame_rate_inc = '1') then
          nx_frame_ctr_t
                             <= nx_frame_ctr_t + 1;
        end if:
        nx rate timer
                             <= nx rate timer + 1;
      else
        nx hit rate
                             <= nx trigger ctr t;
        nx frame rate
                             <= nx frame ctr t;
        if (trigger rate inc = '0') then
          nx trigger ctr t <= (others => '0');
          nx_trigger_ctr_t <= x"000_0001";</pre>
        end if;
        if (frame rate inc = '0') then
          nx frame ctr t <= (others => '0');
          nx frame ctr t <= x"000 0001";
        end if;
        nx rate timer
                             \leq (others => '0');
      end if;
    end if;
  end if;
end process PROC CAL RATES;
-- TRBNet Slave Bus
-- Give status info to the TRB Slow Control Channel
PROC_FIFO_REGISTERS: process(CLK_IN)
begin
  if (rising edge (CLK IN)) then
    if ( RESET IN = '1' ) then
                             <= (others => '0');
      slv_data_out_o
      slv ack o
                             <= '0';
                             <= '0';
      slv_unknown_addr_o
      slv no more data o
                             <= '0';
      clear counters
                             <= '0';
     else
      slv data out o
                             <= (others => '0');
      slv unknown addr o
                             <= '0';
      slv no more data o
                             <= '0';
      clear_counters
                             <= '0';
      if (SLV READ IN = '1') then
        case SLV_ADDR_IN is
          when x"0000" =>
            slv_data_out_o(15 downto 0) <=</pre>
              std_logic_vector(invalid_frame_ctr);
            slv_data_out_o(31 downto 16) <= (others => '0');
            slv ack o
                                         <= '1';
          when x"0001" =>
            slv_data_out_o(15 downto 0) <=
              std_logic_vector(overflow_ctr);
            slv_data_out_o(31 downto 16) <= (others => '0');
                                         <= '1';
            slv_ack_o
          when x"0002" =>
            slv_data_out_o(15 downto 0) <=
              std_logic_vector(pileup_ctr);
            slv data out o(31 downto 16) <= (others => '0');
```

```
stdin
 Nov 25, 13 3:21
                                                                 Page 65/185
             slv_ack_o
                                         <= '1';
           when x"0003" =>
             slv data out o(15 downto 0) <=
               std_logic_vector(parity_error_ctr);
             slv data out o(31 downto 16) <= (others => '0');
             slv ack o
                                        <= '1';
           when x"0004" =>
             sly data out o(27 downto 0) <=
               std logic vector(nx hit rate);
             slv_data_out_o(31 downto 28) <= (others => '0');
             slv ack o
                                        <= '1';
           when x"0005" =>
             slv data out o(27 downto 0) <=
               std logic vector(nx frame rate);
             slv data out o(31 downto 28) <= (others => '0');
             slv ack o
                                        <= '1';
           when others =>
             slv unknown addr o
                                        <= '1';
             slv_ack_o
                                        <= '0';
         end case;
       elsif (SLV_WRITE_IN = '1') then
         case SLV ADDR IN is
           when x''' 0000''' =>
                                        <= '1';
             clear_counters
             slv ack o
                                        <= '1';
           when others =>
             slv_unknown_addr_o
                                        <= '1';
             slv ack o
                                        <= '0';
         end case;
       else
         slv ack o
                                        <= '0';
       end if;
     end if;
    end if;
  end process PROC FIFO REGISTERS;
  _____
 TIMESTAMP OUT
                       <= timestamp o;
  CHANNEL_OUT
                      <= channel o;
 TIMESTAMP_STATUS_OUT <= timestamp_status_o;
                      <= adc data o;
 ADC_DATA_OUT
 DATA_VALID_OUT
                      <= data valid o;
 NX_TOKEN_RETURN_OUT <= nx_token_return_o;
 NX NOMORE DATA OUT
                      <= nx nomore data o;
 -- Slave
 SLV DATA OUT
                       <= slv_data_out_o;
 SLV_NO_MORE_DATA_OUT <= slv_no_more_data_o;</pre>
 SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
 SLV ACK OUT
                       <= slv ack o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
```

```
stdin
 Nov 25, 13 3:21
                                                                    Page 66/185
use ieee.numeric_std.all;
library work;
use work.nxyter components.all;
use work.trb3_components.all;
entity nx event buffer is
 generic (
    BOARD ID : std logic vector(15 downto 0) := x"ffff"
 port (
    CLK IN
                              : in std logic;
    RESET IN
                              : in std logic;
    RESET DATA BUFFER IN
                              : in std logic;
    NXYTER OFFLINE IN
                              : in std logic;
    -- Data Buffer FIFO
    DATA IN
                              : in std logic vector(31 downto 0);
    DATA CLK IN
                              : in std logic;
    EVT_NOMORE_DATA_IN
                              : in std_logic;
    -- LVL2 Trigger
    LVL2_TRIGGER_IN
                              : in std logic;
    FAST_CLEAR_IN
                              : in std_logic;
    TRIGGER BUSY OUT
                              : out std logic;
    EVT_BUFFER_FULL_OUT
                              : out std_logic;
    --Response from FEE
    FEE_DATA_OUT
                              : out std_logic_vector(31 downto 0);
    FEE DATA WRITE OUT
                              : out std_logic;
    FEE_DATA_FINISHED_OUT
                              : out std logic;
    FEE_DATA_ALMOST_FULL_IN
                            : in std logic;
    -- Slave bus
    SLV_READ_IN
                              : in std_logic;
    SLV WRITE IN
                              : in std logic;
    SLV DATA OUT
                              : out std logic vector(31 downto 0);
                              : in std logic vector(31 downto 0);
    SLV DATA IN
                              : in std_logic_vector(15 downto 0);
    SLV ADDR IN
    SLV ACK OUT
                              : out std logic;
   SLV_NO_MORE_DATA_OUT
SLV_UNKNOWN_ADDR_OUT
                              : out std logic;
                              : out std_logic;
    DEBUG OUT
                              : out std logic vector(15 downto 0)
    );
end entity;
architecture Behavioral of nx event buffer is
 --Data channel
 signal fee_data_o
                             : std_logic_vector(31 downto 0);
 signal fee data write o : std logic;
 signal fee_data_finished_o : std_logic;
 signal trigger_busy_o : std_logic;
 signal evt_data_flush
                             : std logic;
  type STATES is (S_IDLE,
                 S FLUSH BUFFER WAIT
                 );
  signal STATE : STATES;
```

stdin

Nov 25, 13 3:21	stdin	Page 67/185
FIFO signal fifo_reset signal fifo_read_enable		
	<pre>: std_logic_vector(31 downto 0); : std_logic; : std_logic;</pre>	
NOMORE_DATA RS FlipFlop signal flush_end_enable_se signal flush_end_enable	t : std_logic;	
FIFO Read Handler signal fifo_o signal fifo_empty signal fifo_write_ctr signal fifo_read_start signal fifo_almost_full	<pre>: std_logic_vector(31 downto 0); : std_logic; : std_logic_vector(10 downto 0); : std_logic; : std_logic;</pre>	
signal fifo_read_enable_s signal fifo_read_busy signal fifo_no_data signal fifo_read_done signal evt_buffer_full_o signal fifo_data	: std_logic; : std_logic; : std_logic;	
type R_STATES is (R_IDLE, R_NOP1, R_NOP2, R_READ_W();	ORD	
signal R_STATE : R_STATES;		
Event Buffer Output Hand signal evt_data_clk signal evt_data_flushed	<pre>dler      : std_logic;      : std_logic;</pre>	
<pre>signal fifo_read_enable_f signal fifo_read_enable_f2 signal fifo_flush_ctr</pre>		
signal evt_data_flushed_x signal fifo_flush_ctr_x signal flush_end_enable_re:	<pre>: std_logic; : unsigned(10 downto 0); set_x : std_logic;</pre>	
<pre>type F_STATES is (F_IDLE,</pre>		
signal F_STATE, F_NEXT_STA	TE : F_STATES;	
Slave Bus signal slv_data_out_o signal slv_no_more_data_o signal slv_unknown_addr_o signal slv_ack_o	<pre>: std_logic_vector(31 downto 0); : std_logic; : std_logic; : std_logic;</pre>	
signal register_fifo_status	s : std_logic_vector(31 downto 0);	

```
stdin
 Nov 25, 13 3:21
                                                                      Page 68/185
 signal data_wait
                               : std_logic;
begin
 DEBUG_OUT(0)
                         <= CLK_IN;
 DEBUG_OUT(1)
                         <= DATA CLK IN;
 DEBUG OUT(2)
                         <= fifo empty;
 DEBUG OUT(3)
                         <= fifo almost full;
                         <= RESET_DATA_BUFFER_IN;
 DEBUG_OUT(4)
 DEBUG OUT(5)
                         <= trigger busy o;
                         <= LVL2_TRIGGER_IN;
 DEBUG_OUT(6)
 DEBUG OUT(7)
                         <= evt data flush;
 DEBUG OUT(8)
                         <= flush_end_enable;
 DEBUG OUT(9)
                         <= evt data clk;
 DEBUG_OUT(10)
                         <= fee_data_write_o;
                         <= evt_data_flushed;</pre>
 DEBUG OUT(11)
 DEBUG_OUT(12)
                         <= fee_data_finished_o;</pre>
 DEBUG_OUT(13)
                         <= EVT_NOMORE_DATA_IN;</pre>
 DEBUG_OUT(14)
                         <= FAST_CLEAR_IN;
                         <= FEE_DATA_ALMOST_FULL_IN;
 DEBUG_OUT(15)
 PROC_DATA_HANDLER: process(CLK_IN)
 begin
    if( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
        evt_data_flush
                             <= '0';
        fee data finished o <= '0';
        trigger_busy_o
                             <= '0';
        STATE
                             <= S_IDLE;
      else
        evt_data_flush
                             <= '0';
        fee_data_finished_o <= '0';</pre>
        trigger_busy_o
                             <= '1';
        if (FAST_CLEAR_IN = '1') then
                                     <= '1';
          fee data finished o
          STATE
                                      <= S IDLE;
        else
          case STATE is
            when S IDLE =>
              if (NXYTER_OFFLINE_IN = '1') then
                fee_data_finished_o
                                           <= '1';
                                           <= '0';
                trigger_busy_o
                STATE
                                           <= S_IDLE;
              elsif (LVL2_TRIGGER_IN = '1') then
                evt_data_flush
                                           <= '1';
                STATE
                                           <= S_FLUSH_BUFFER_WAIT;
              else
                                           <= '0';
                trigger_busy_o
                STATE
                                            <= S_IDLE;
              end if;
            when S_FLUSH_BUFFER_WAIT =>
              if (evt_data_flushed = '0') then
                STATE
                                            <= S FLUSH BUFFER WAIT;
              else
                fee_data_finished_o
                                            <= '1';
                STATE
                                            <= S IDLE;
```

```
stdin
Nov 25, 13 3:21
                                                                Page 69/185
            end if;
        end case:
      end if;
    end if;
  end if;
end process PROC DATA HANDLER;
     ______
-- FIFO Input Handler
-- Send data to FIFO
fifo 32 data 1: fifo 32 data
  port map (
               => fifo next word,
    Data
    Clock
               => CLK IN,
               => fifo write enable,
    WrEn
    RdEn
               => fifo read enable,
               => fifo_reset,
    Reset
               => fifo_o,
    WCNT
               => fifo write ctr,
    Empty
               => fifo_empty,
               => fifo_full,
    Full
    AlmostFull => fifo almost full
    );
fifo reset
                <= RESET IN or RESET DATA BUFFER IN;
fifo_read_enable <= fifo_read_enable_f or fifo_read_enable_s;
PROC FIFO WRITE HANDLER: process(CLK IN)
begin
  if(rising_edge(CLK_IN)) then
    if (RESET IN = '1' or RESET DATA BUFFER IN = '1') then
      fifo_write_enable <= '0';</pre>
      fifo write enable <= '0';
      fifo next word <= x"deadbeef";</pre>
      if (DATA CLK IN = '1' and fifo full = '0') then
        fifo next word <= DATA IN;
        fifo_write_enable <= '1';
      end if;
    end if;
  end if;
end process PROC_FIFO_WRITE_HANDLER;
PROC FLUSH END RS FF: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' or flush_end_enable_reset_x = '1') then
      flush end enable <= '0';
      if (flush end enable set = '1') then
        flush end enable <= '1';
      end if;
    end if;
  end if;
end process PROC_FLUSH_END_RS_FF;
flush end enable set <= EVT NOMORE DATA IN;
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 70/185
PROC_FLUSH_BUFFER_TRANSFER: process(CLK_IN)
  if ( rising edge (CLK IN) ) then
    if( RESET_IN = '1' ) then
                            <= '0';
      evt data clk
                            <= '0';
      evt data flushed
      fifo flush ctr
                            <= (others => '0');
      fifo_read_enable_f2 <= '0';</pre>
      F STATE
                            <= F IDLE;
    else
      evt_data_flushed
fifo_flush_ctr
                            <= evt data flushed x;
                            <= fifo flush ctr x;
                            <= F_NEXT_STATE;
      F STATE
      fifo_read_enable_f2 <= fifo_read_enable_f;</pre>
      evt data clk
                            <= fifo read enable f2;
     end if;
  end if;
end process PROC FLUSH BUFFER TRANSFER;
PROC FLUSH BUFFER: process(F STATE,
                           evt data flush,
                           fifo_empty,
                           evt data_clk,
                           flush_end_enable
begin
  -- Defaults
  fifo read enable f
                        <= '0';
  fifo flush ctr x
                      <= fifo_flush_ctr;
<= '0';</pre>
  evt_data_flushed_x
  flush_end_enable_reset_x <= '0';</pre>
  -- Multiplexer fee_data_o
  if (evt data clk = '1') then
    fee data o
                                <= fifo o;
    fee data write o
                                <= '1';
    fee data o
                                <= (others => '1');
    fee data write o
                                <= '0';
  end if;
  -- FIFO Read Handler
  case F STATE is
    when F IDLE =>
      if (evt_data_flush = '1') then
        fifo_flush_ctr_x <= (others => '0');
        flush_end_enable_reset_x <= '1';</pre>
        F_NEXT_STATE <= F_FLUSH;
      else
        F_NEXT_STATE
                             <= F_IDLE;
      end if;
    when F FLUSH =>
      if (\overline{\text{fifo}}_{\text{empty}} = '0') then
        fifo_read_enable_f <= '1';
        else
        if (flush_end_enable = '0') then
          F NEXT STATE
                                <= F FLUSH;
```

Nov 25, 13 3:21	stdin	Page 71/185
else F_NEXT_STATE end if; end if;	<= F_END;	
when F_END => evt_data_flushed_x F_NEXT_STATE	<= '1'; <= F_IDLE;	
end case; end process PROC_FLUSH_BU		
FIFO Output Handler		
PROC_FIFO_READ_WORD: proceed begin if( rising_edge(CLK_IN)	) then	
if( RESET_IN = '1' ) : fifo read enable s	then <= '0';	
fifo_read_busy	<pre>&lt;= '0'; &lt;= '0'; &lt;= (others =&gt; '0');</pre>	
fifo_data	<= (others => '0');	
fifo_read_done	<= '0';	
R_STATE else	<= R_IDLE;	
fifo_read_busy fifo_no_data	<= '0';	
fifo_no_data	- 101:	
fifo_read_done	<= '0';	
fifo_read_done fifo_data fifo_read_enable_s	<= (others => '0');	
fifo_read_enable_s	<= '0';	
case R_STATE is		
when R_IDLE =>		
	tart = '1') then	
if (fifo_empt;	y = '0') then	
fifo_read_e	nable_s <= '1';	
fifo_read_b	usy <= '1'; <= R_NOP1;	
R_STATE else	<- K_NOPI7	
fifo no data	a <= '1';	
fifo_read_d	a <= '1'; one <= '1';	
K_SIAIE	<= R_IDLE;	
end if;		
else R STATE	- B IDIE:	
end if;	<= R_IDLE;	
when R_NOP1 =>		
fifo_read_busy	<= '1';	
R_STATE	<= R_NOP2;	
when R_NOP2 =>		
fifo_read_busy	<= '1';	
R_STATE	<= R_READ_WORD;	
D DEAD MODD		
when R_READ_WORD	=> <= '0';	
fifo_read_busy fifo_data	<= fifo_o;	
fifo_read_done	<= '1';	
R_STATE	<= R_IDLE;	

```
stdin
Nov 25, 13 3:21
                                                                Page 72/185
      end case;
    end if;
  end if;
end process PROC FIFO READ WORD;
-- Slave Bus Slow Control
_____
register fifo status(0)
                                 <= fifo_write_enable;
register_fifo_status(1)
                                 <= fifo full;
register_fifo_status(3 downto 2) <= (others => '0');
register_fifo_status(4) <= fifo_read_enable;</pre>
register_fifo_status(5)
                                 <= fifo empty;
register_fifo_status(7 downto 6) <= (others => '0');
register_fifo_status(31 downto 8) <= (others => '0');
PROC_SLAVE_BUS: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      slv_data_out_o
                            <= (others => '0');
      slv ack o
                            <= '0';
                            <= '0';
      slv_unknown_addr_o
      slv_no_more_data_o
                            <= '0';
                            <= '0';
      fifo_read_start
      data_wait
                            <= '0';
    else
      slv_data_out_o
                            <= (others => '0');
      slv_ack_o
                            <= '0';
      slv unknown addr o
                            <= '0';
      slv_no_more_data_o
                            <= '0';
      fifo read start
                            <= '0';
      data wait
                            <= '0';
      if (data wait = '1') then
        if (fifo_read_done = '0') then
          data_wait
                                       <= '1';
        else
          if (fifo_no_data = '0') then
            slv_data_out_o
                                       <= fifo data;
            slv_ack_o
                                       <= '1';
          else
           slv_no_more_data_o
                                       <= '1';
           slv ack o
                                       <= '0';
          end if;
         data_wait
                                       <= '0';
        end if;
      elsif (SLV_READ_IN = '1') then
        case SLV_ADDR_IN is
          when x"0000" =>
                                       <= '1';
            fifo_read_start
                                       <= '1';
            data_wait
          when x"0001" =>
            slv_data_out_o(10 downto 0) <= fifo_write_ctr;</pre>
            slv data out o(31 downto 11) <= (others => '0');
```

```
stdin
 Nov 25, 13 3:21
                                                                  Page 73/185
             slv_ack_o
                                         <= '1';
           when x"0002" =>
             slv data out o(10 downto 0) <= std logic vector(fifo flush ctr);
             slv_data_out_o(31 downto 11) <= (others => '0');
             slv ack o
           when x"0003" =>
                                        <= register fifo status;
             slv data out o
                                         <= '1';
             slv ack o
           when others =>
             slv unknown addr o
                                     <= '1';
         end case;
       elsif (SLV_WRITE_IN = '1') then
         case SLV ADDR IN is
           when others =>
                                     <= '1';
             slv_unknown_addr_o
                                         <= '0';
             slv_ack_o
         end case;
       el ee
                                         <= '0';
         slv_ack_o
       end if;
     end if;
   end if;
  end process PROC SLAVE BUS;
  -- Output Signals
                        <= fifo_almost_full;
  evt_buffer_full_o
  TRIGGER BUSY OUT
                        <= trigger busy o;
  EVT BUFFER FULL OUT <= evt buffer full o;
  FEE DATA OUT
                        <= fee data o;
  FEE DATA WRITE OUT
                    <= fee data write o;
  FEE DATA FINISHED OUT <= fee data finished o;
                        <= slv data out o;
  SLV_DATA_OUT
  SLV NO MORE DATA OUT <= slv no more data o;
  SLV UNKNOWN ADDR OUT <= slv unknown addr o;
 SLV ACK OUT
                       <= slv ack o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity nx_fpga_timestamp is
 port (
                           : in std_logic;
   CLK_IN
   RESET IN
                          : in std logic;
   NX_MAIN_CLK_IN
                         : in std logic;
   TIMESTAMP_SYNC_IN
                          : in std_logic;
                           : in std_logic; -- must be in NX_MAIN_CLK_DOMAIN
   TRIGGER IN
```

```
stdin
 Nov 25, 13 3:21
                                                                    Page 74/185
   TIMESTAMP_CURRENT_OUT
                            : out unsigned(11 downto 0);
   TIMESTAMP_HOLD_OUT
                            : out unsigned(11 downto 0);
                            : out std logic;
   TIMESTAMP SYNCED OUT
   TIMESTAMP TRIGGER OUT
                           : out std logic;
   -- Slave bus
   SLV READ IN
                            : in std logic;
   SLV WRITE IN
                            : in std logic;
   SLV_WRITE_IN
SLV_DATA_OUT
SLV_DATA_IN
SLV_ACK_OUT
                           : out std logic vector(31 downto 0);
                          : in std logic vector(31 downto 0);
                           : out std logic;
   SLV ACK OUT
                          : out std_logic;
   SLV NO MORE DATA OUT
   SLV UNKNOWN ADDR OUT
                          : out std logic;
   -- Debug Line
   DEBUG OUT
                            : out std logic vector(15 downto 0)
   );
end entity;
architecture Behavioral of nx_fpga_timestamp is
 signal timestamp_ctr : unsigned(11 downto 0);
 signal timestamp current o : unsigned(11 downto 0);
 signal timestamp_hold_o : std_logic_vector(11 downto 0); signal trigger : std_logic;
 signal timestamp sync : std logic;
 signal timestamp_synced : std_logic;
 signal timestamp_synced_o : std_logic;
 signal fifo full
                      : std_logic;
 signal fifo write enable : std logic;
begin
 DEBUG_OUT(0)
                       <= CLK IN;
 DEBUG OUT(1)
                       <= TIMESTAMP SYNC IN;
                      <= timestamp_synced_o;</pre>
 DEBUG OUT(2)
 DEBUG OUT(3)
                       <= TRIGGER IN;
 DEBUG_OUT(4)
                          <= trigger;
 DEBUG_OUT(15 downto 5) <= timestamp_hold_o(10 downto 0);</pre>
 -- NX Clock Domain
 -- signal_async_to_pulse_1: signal_async_to_pulse
 -- port map (
        CLK_IN
                   => NX_MAIN_CLK_IN,
        RESET IN => RESET IN,
        PULSE_A_IN => TRIGGER_IN,
        PULSE OUT => trigger
        );
 trigger <= TRIGGER_IN;</pre>
 signal_async_to_pulse_2: signal_async_to_pulse
   port map (
     CLK IN
                => NX_MAIN_CLK_IN,
     RESET IN => RESET IN,
     PULSE_A_IN => TIMESTAMP_SYNC_IN,
     PULSE_OUT => timestamp_sync
     );
```

```
stdin
 Nov 25, 13 3:21
                                                                   Page 75/185
  -- Timestamp Process + Trigger
  PROC TIMESTAMP CTR: process (NX MAIN CLK IN)
 begin
   if( rising_edge(NX_MAIN_CLK_IN) ) then
     if( RESET IN = '1' ) then
       timestamp ctr
                             <= (others => '0');
        timestamp hold o
                              <= (others => '0');
        timestamp synced
                              <= '()';
      else
       timestamp synced
                              <= '0';
       if (timestamp sync = '1') then
         timestamp ctr
                             \leq (others => '0');
         timestamp synced
                             <= '1';
         if (trigger = '1') then
           timestamp hold o <= std logic vector(timestamp ctr);
         end if;
         timestamp ctr <= timestamp ctr + 1;
       end if;
     end if;
   end if:
  end process PROC TIMESTAMP CTR;
  timestamp current o
                          <= timestamp ctr;
  -- Output Signals
 pulse dtrans 1: pulse dtrans
   generic map (
     CLK_RATIO => 4
   port map (
     CLK A IN => NX MAIN CLK IN,
     RESET A IN => RESET IN,
     PULSE A IN => timestamp synced,
     CLK B IN => CLK IN,
     RESET B IN => RESET IN,
     PULSE B OUT => timestamp synced o
 TIMESTAMP CURRENT OUT
                           <= timestamp current o;
 TIMESTAMP_HOLD_OUT
                           <= timestamp hold o;
 TIMESTAMP_SYNCED_OUT
                           <= timestamp_synced_o;</pre>
 TIMESTAMP TRIGGER OUT
                           <= trigger;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity nx_histogram is
 generic (
   BUS WIDTH
                 : integer := 7;
                 : integer := 1
   ENABLE
   );
 port (
```

```
stdin
 Nov 25, 13 3:21
                                                                  Page 76/185
   CLK_IN
                        : in std_logic;
   RESET IN
                        : in std_logic;
                       : in std logic;
   RESET HISTS IN
   CHANNEL STAT FILL IN : in std logic;
   CHANNEL ID IN
                    : in std logic vector(BUS WIDTH - 1 downto 0);
   CHANNEL ADC IN
                        : in std logic vector(11 downto 0);
   -- Slave bus
   SLV READ IN
                       : in std logic;
                       : in std logic;
   SLV WRITE IN
   SLV DATA OUT
                       : out std logic vector(31 downto 0);
   SLV DATA IN
                       : in std logic vector(31 downto 0);
   SLV ADDR IN
                       : in std logic vector(15 downto 0);
   SLV ACK OUT
                       : out std logic;
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV UNKNOWN ADDR OUT : out std logic;
   DEBUG OUT
                       : out std_logic_vector(15 downto 0)
   );
end entity;
architecture nx histogram of nx histogram is
  type histogram_t is array(0 to 2**BUS_WIDTH - 1) of unsigned(31 downto 0);
 -- PROC_CHANNEL_HIST
 signal hist_channel_stat
                            : histogram t;
 signal hist channel freq
                            : histogram t;
  signal wait_timer_init
                            : unsigned(27 downto 0);
 signal wait timer done
                             : std logic;
 -- PROC CHANNEL HIST
 signal hist channel adc
                            : histogram t;
 -- Slave Bus
 signal slv data out o
                            : std logic vector(31 downto 0);
 signal slv no more data o : std logic;
 signal slv_unknown_addr_o : std_logic;
 signal slv ack o
                            : std logic;
 signal reset hists r
                            : std logic;
begin
hist_enable_1: if ENABLE = 1 generate
 DEBUG_OUT(0) <= CLK_IN;</pre>
 DEBUG_OUT(1)
                     <= RESET IN;
                     <= RESET_HISTS_IN;
 DEBUG_OUT(2)
                     <= reset_hists_r;
 DEBUG_OUT(3)
                     <= CHANNEL STAT FILL IN;
 DEBUG OUT(4)
                     <= slv_ack_o;
<= SLV_READ_IN;
 DEBUG_OUT(5)
 DEBUG OUT(6)
                      <= SLV_WRITE_IN;
 DEBUG OUT(7)
 DEBUG_OUT(8) <= wait_timer_done;
 DEBUG_OUT(15 downto 9) <= CHANNEL_ID_IN;</pre>
 ram dp 128x32 1: ram dp 128x32
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 77/185
   port map (
     WrAddress => WrAddress,
     RdAddress => RdAddress,
     Data
              => Data.
               => WE,
     RdClock => CLK IN.
     RdClockEn => RdClockEn,
     Reset
            => RESET IN,
     WrClock => CLK IN,
     WrClockEn => WrClockEn.
              => 0
     );
nx_timer_1: nx_timer
  generic map (
     CTR WIDTH => 28
  port map (
                   => CLK_IN,
     CLK IN
     RESET IN
                  => RESET_IN,
     TIMER_START_IN => wait_timer_init,
     TIMER DONE OUT => wait timer done
     );
 -- TRBNet Slave Bus
 -- Give status info to the TRB Slow Control Channel
PROC HISTOGRAMS READ: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
       slv data out o
                            <= (others => '0');
       slv_no_more_data_o <= '0';</pre>
       slv unknown addr o <= '0';
       slv ack o
                            <= '0';
       reset hists r
                            <= '0';
     else
       slv data out o
                           <= (others => '0');
       slv unknown addr o <= '0';
       slv_no_more_data_o <= '0';</pre>
       reset hists r
                            <= '0';
       if (SLV_READ_IN = '1') then
         if (unsigned(SLV ADDR IN) >= x"0000" and
             unsigned(SLV_ADDR_IN) <= x"007f") then
           slv_data_out_o(31 downto 0) <= std_logic_vector(</pre>
            hist_channel_stat(to_integer(unsigned(SLV_ADDR_IN(7 downto 0))))
            );
           slv ack o
         elsif (unsigned(SLV ADDR IN) >= x"0080" and
                unsigned(SLV_ADDR_IN) <= x"00ff") then
           slv_data_out_o(31 downto 0) <= std_logic_vector(</pre>
            hist_channel_freq(to_integer(unsigned(SLV_ADDR_IN(7 downto 0))))
            );
           slv_ack_o
         elsif(unsigned(SLV ADDR IN) >= x"0100" and
                unsigned(SLV_ADDR_IN) <= x"017f") then
           slv_data_out_o(31 downto 0) <= std_logic_vector(</pre>
            hist channel adc(to integer(unsigned(SLV ADDR IN(7 downto 0))))
```

```
stdin
 Nov 25, 13 3:21
                                                                     Page 78/185
             );
                                         <= '1';
            slv_ack_o
          else
                                         <= '0';
            slv ack o
          end if;
        elsif (SLV WRITE IN = '1') then
          case SLV ADDR IN is
            when x"0000" =>
                                     <= '1';
             reset hists r
             slv ack o
                                     <= '1';
            when others =>
             slv unknown addr o
                                     <= '1';
              slv ack o
                                     <= '0';
          end case;
        else
         slv_ack_o
                                     <= '0';
        end if;
      end if;
    end if;
  end process PROC_HISTOGRAMS_READ;
  -- Output Signals
 -- Slave
  SLV DATA OUT
                        <= slv data out o;
 SLV_NO_MORE_DATA_OUT <= slv_no_more_data o;</pre>
 SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
 SLV ACK OUT
                        <= slv ack o;
end nx histogram
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity nx histograms is
 generic (
    BUS WIDTH
                : integer := 7;
    ENABLE
                 : boolean := true
    );
 port (
                        : in std_logic;
    CLK_IN
    RESET IN
                        : in std_logic;
    RESET HISTS IN
                      : in std logic;
    CHANNEL_STAT_FILL_IN : in std_logic;
                      : in std_logic_vector(BUS_WIDTH - 1 downto 0);
    CHANNEL ID IN
                        : in std_logic_vector(11 downto 0);
    CHANNEL_ADC_IN
    -- Slave bus
    SLV_READ_IN
                        : in std_logic;
    SLV_WRITE_IN
                        : in std_logic;
    SLV DATA OUT
                        : out std logic vector(31 downto 0);
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 79/185
   SLV_DATA_IN
                        : in std_logic_vector(31 downto 0);
                        : in std_logic_vector(15 downto 0);
   SLV ADDR IN
                       : out std logic;
   SLV ACK OUT
   SLV NO MORE DATA OUT : out std logic;
   SLV_UNKNOWN_ADDR_OUT : out std_logic;
   DEBUG OUT
                       : out std logic vector(15 downto 0)
   );
end entity;
architecture nx histograms of nx histograms is
 type histogram t is array(0 to 2**BUS WIDTH - 1) of unsigned(31 downto 0);
 -- PROC CHANNEL HIST
 signal hist channel stat
                            : histogram t;
 signal hist channel freq
                            : histogram t;
                             : unsigned(27 downto 0);
 signal wait_timer_init
 signal wait_timer_done
                             : std logic;
 -- PROC CHANNEL HIST
 signal hist_channel_adc
                            : histogram_t;
 -- Slave Bus
 signal slv data out o
                            : std logic vector(31 downto 0);
 signal slv no more data o : std logic;
 signal slv_unknown_addr_o : std_logic;
 signal slv_ack_o : std_logic;
 signal reset hists r
                            : std logic;
begin
 hist_enable_1: if ENABLE = true generate
   DEBUG OUT(0)
                        <= CLK IN;
   DEBUG OUT(1)
                          <= RESET IN;
   DEBUG OUT(2)
                         <= RESET HISTS IN;
   DEBUG_OUT(3)
                          <= reset hists r;
   DEBUG OUT(4)
                          <= CHANNEL STAT FILL IN;
   DEBUG OUT(5)
                          <= slv ack o;
   DEBUG_OUT(6)
                          <= SLV READ IN;
   DEBUG_OUT(7)
                          <= SLV WRITE IN;
   DEBUG OUT(8)
                         <= wait timer done;
   DEBUG OUT(15 downto 9) <= CHANNEL ID IN;
   PROC_CHANNEL_HIST : process (CLK_IN)
     variable value : unsigned(31 downto 0);
   begin
     if( rising_edge(CLK_IN) ) then
       if (RESET_IN = '1' or reset_hists_r = '1' or RESET_HISTS_IN = '1') then
         for I in 0 to (2**BUS_WIDTH - 1) loop
           hist channel stat(I) <= (others => '0');
           hist_channel_freq(I) <= (others => '0');
           hist_channel_adc(I) <= (others => '0');
         end loop;
         wait timer init
                               <= x"000 0001";
       else
         wait_timer_init <= (others => '0');
         if (wait timer done = '1') then
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 80/185
           for I in 0 to (2**BUS_WIDTH - 1) loop
            hist_channel_stat(I) <= (others => '0');
             hist channel freq(I) <=
               (hist channel freq(I) + hist channel stat(I)) / 2;
           end loop;
          wait timer init <= x"5f5 e100";</pre>
          if (CHANNEL STAT FILL IN = '1') then
            hist channel stat(to integer(unsigned(CHANNEL ID IN))) <=
              hist channel stat(to integer(unsigned(CHANNEL ID IN))) + 1;
             value := (hist_channel_adc(to_integer(unsigned(CHANNEL_ID_IN)))
                       + unsigned(CHANNEL ADC IN)) / 2;
            hist channel adc(to integer(unsigned(CHANNEL ID IN))) <= value;
           end if;
        end if;
       end if;
     end if;
  end process PROC CHANNEL HIST;
  -- Timer
  nx timer 1: nx timer
    generic map (
      CTR_WIDTH => 28
    port map (
      CLK IN
                     => CLK IN,
                     => RESET IN,
       RESET IN
      TIMER_START_IN => wait_timer_init,
      TIMER_DONE_OUT => wait_timer_done
       );
   -- TRBNet Slave Bus
  -- Give status info to the TRB Slow Control Channel
  PROC HISTOGRAMS READ: process(CLK IN)
  begin
    if (rising edge (CLK IN)) then
       if ( RESET IN = '1' ) then
        slv_data_out_o
                              <= (others => '0');
        slv no more data o <= '0';
        slv unknown addr o <= '0';
        slv ack o
                              <= '0';
                              <= '0';
        reset_hists_r
       else
        slv_data_out_o
                              <= (others => '0');
        slv_unknown_addr_o <= '0';</pre>
        slv_no_more_data_o <= '0';</pre>
        reset_hists_r
                              <= '0';
        if (SLV_READ_IN = '1') then
          if (unsigned(SLV ADDR IN) >= x"0000" and
               unsigned(SLV_ADDR_IN) <= x"007f") then
             slv_data_out_o(31 downto 0) <= std_logic_vector(</pre>
              hist_channel_stat(to_integer(unsigned(SLV_ADDR_IN(7 downto 0))))
              );
            slv ack o
           elsif (unsigned(SLV_ADDR_IN) >= x"0080" and
                  unsigned(SLV ADDR IN) <= x"00ff") then
```

```
stdin
 Nov 25, 13 3:21
                                                                     Page 81/185
              slv_data_out_o(31 downto 0) <= std_logic_vector(</pre>
                hist_channel_freq(to_integer(unsigned(SLV_ADDR_IN(7 downto 0))))
                );
              slv ack o
                                           <= '1';
            elsif (unsigned(SLV_ADDR_IN) >= x"0100" and
                   unsigned(SLV ADDR IN) <= x"017f") then
              slv data out o(31 downto 0) <= std logic vector(
               hist channel adc(to integer(unsigned(SLV ADDR IN(7 downto 0))))
              slv ack o
                                           <= '1';
            else
                                          <= '0';
              slv ack o
            end if;
          elsif (SLV WRITE IN = '1') then
            case SLV ADDR IN is
              when x"0000" =>
                                       <= '1';
                reset_hists_r
                slv_ack_o
                                       <= '1';
              when others =>
                slv_unknown_addr_o <= '1';
                                     <= '0';
                slv ack o
            end case;
          el ce
            slv ack o
                                       <= '0';
          end i\bar{f};
        end if;
      end if;
    end process PROC HISTOGRAMS READ;
    -- Output Signals
    SLV DATA OUT
                          <= slv data out o;
    SLV_NO_MORE_DATA_OUT <= slv_no_more_data_o;</pre>
   SLV UNKNOWN ADDR OUT <= slv unknown addr o;
   SLV ACK OUT
                          <= slv ack o;
  end generate hist_enable_1;
 hist_disable_1: if ENABLE = false generate
                          <= (others => '0');
   SLV DATA OUT
   SLV_NO_MORE_DATA_OUT <= '0';</pre>
   SLV_UNKNOWN_ADDR_OUT <= '0';
    SLV_ACK_OUT
                      <= '0';
  end generate hist disable 1;
end nx histograms;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
```

```
stdin
 Nov 25, 13 3:21
                                                                        Page 82/185
entity nx_i2c_master is
 generic (
    I2C SPEED : unsigned(11 downto 0) := x"3e8"
 port(
                         : in
    CLK IN
                                  std logic;
    RESET IN
                         : in
                                  std logic;
    -- I2C connections
    SDA INOUT
                         : inout std logic;
    SCL INOUT
                         : inout std logic;
    -- Internal Interface
    INTERNAL COMMAND IN : in
                                  std logic vector(31 downto 0);
    COMMAND_BUSY_OUT : out
                                  std logic;
   I2C_DATA_OUT : out
I2C_LOCK_IN : in
                         : out std logic vector(31 downto 0);
                                  std logic;
   -- Slave bus
SLV_READ_IN : in std_logic;
SLV_WRITE_IN : in std_logic;
SLV_DATA_OUT : out std_logic_vector(31 downto 0);
SLV_DATA_IN : in std_logic_vector(31 downto 0);
SLV_ACK_OUT : out std_logic;
std_logic;
    -- Slave bus
    SLV_UNKNOWN_ADDR_OUT : out std_logic;
    -- Debug Line
    DEBUG_OUT
                         : out std_logic_vector(15 downto 0)
    );
end entity;
architecture Behavioral of nx_i2c_master is
 signal sda_o
                                : std_logic;
 signal scl o
                                : std logic;
 signal sda i
                              : std logic;
 signal sda_x
                                : std logic;
  signal sda
                                : std logic;
 signal scl_i
                          std_logic;
std_logic;
 signal scl
                                : std logic;
 signal command_busy_o
                                : std logic;
  -- I2C Master
 signal sda_master
                                : std_logic;
 signal scl master
                                : std logic;
 signal i2c_start
                               : std_logic;
 signal i2c_busy
                               : std logic;
 signal startstop_select : std_logic;
 signal startstop_seq_start : std_logic;
 signal sendbyte_seq_start : std_logic;
 signal readbyte_seg_start : std_logic;
 signal sendbyte_byte
                                : std_logic_vector(7 downto 0);
 signal read_seq_ctr
                                : std_logic;
 signal i2c_data
                                : std_logic_vector(31 downto 0);
 signal i2c_busy_x
                                : std logic;
 signal startstop_select_x : std_logic;
 signal startstop seg start x : std logic;
```

```
stdin
Nov 25, 13 3:21
                                                                     Page 83/185
 signal sendbyte_seq_start_x : std_logic;
 signal sendbyte_byte_x
                               : std_logic_vector(7 downto 0);
 signal readbyte seg start x : std logic;
 signal read seg ctr x
                               : std logic;
 signal i2c_data_x
                               : std_logic_vector(31 downto 0);
 signal sda startstop
                               : std logic;
 signal scl startstop
                               : std logic;
 signal i2c notready
                               : std logic;
 signal startstop done
                               : std logic;
 signal sda sendbyte
                               : std logic;
 signal scl sendbyte
                               : std logic;
 signal sendbyte ack
                               : std logic;
 signal sendbyte done
                               : std logic;
 signal sda_readbyte
                               : std logic;
 signal scl readbyte
                               : std logic;
 signal readbyte byte
                               : std logic vector(7 downto 0);
 signal readbyte_done
                               : std logic;
 type STATES is (S RESET,
                 S IDLE,
                 S_START,
                 S START WAIT,
                 S SEND CHIP ID,
                 S_SEND_CHIP_ID_WAIT,
                 S_SEND_REGISTER,
                 S_SEND_REGISTER_WAIT,
                 S SEND DATA,
                 S_SEND_DATA_WAIT,
                 S_GET_DATA,
                 S GET DATA WAIT,
                 S STOP,
                 S_STOP_WAIT
 signal STATE, NEXT_STATE : STATES;
 -- TRBNet Slave Bus
 signal slv_data_out_o
                                 : std_logic_vector(31 downto 0);
 signal slv_no_more_data_o
                                 : std logic;
 signal slv unknown addr o
                                 : std logic;
 signal slv_ack_o
                                 : std logic;
 signal i2c_chipid
                                 : std_logic_vector(6 downto 0);
 signal i2c_rw_bit
                                 : std_logic;
 signal i2c_registerid
                                 : std_logic_vector(7 downto 0);
                                 : std_logic_vector(7 downto 0);
 signal i2c_register_data
 signal i2c_register_value_read : std_logic_vector(7 downto 0);
 signal disable slave bus
                                 : std logic;
 signal internal_command
                                 : std_logic;
 signal internal_command_d
                                 : std logic;
 signal i2c_data_internal_o
                                 : std_logic_vector(31 downto 0);
 signal i2c_data_slave
                                 : std_logic_vector(31 downto 0);
begin
 -- Debug
 DEBUG OUT(0)
                          <= CLK IN;
```

```
stdin
Nov 25, 13 3:21
                                                                     Page 84/185
DEBUG_OUT(8 downto 1)
                         <= i2c_data(7 downto 0);
DEBUG_OUT(10 downto 9) <= i2c_data(31 downto 30);</pre>
                         <= i2c_busy;
DEBUG OUT(11)
DEBUG OUT(12)
                         <= sda o;
DEBUG_OUT(13)
                         <= scl o;
DEBUG OUT(14)
                         \leq sda;
DEBUG OUT(15)
                         <= scl;
--DEBUG OUT(12 downto 9) <= i2c data(31 downto 28);
-- Start / Stop Sequence
nx_i2c_startstop_1: nx_i2c_startstop
  generic map (
    I2C SPEED => I2C SPEED
  port map (
    CLK IN
                       => CLK IN,
    RESET IN
                       => RESET IN,
    START IN
                       => startstop seg start,
                       => startstop select,
    SELECT IN
    SEQUENCE_DONE_OUT => startstop_done,
    SDA_OUT
                       => sda_startstop,
    SCL OUT
                       => scl startstop,
    NREADY_OUT
                       => i2c_notready
    );
nx_i2c_sendbyte_1: nx_i2c_sendbyte
  generic map (
    I2C SPEED => I2C SPEED
  port map (
    CLK IN
                       => CLK IN,
                       => RESET IN,
    RESET IN
    START_IN
                       => sendbyte_seq_start,
    BYTE IN
                       => sendbyte byte,
    SEQUENCE_DONE_OUT => sendbyte_done,
    SDA OUT
                       => sda sendbyte,
    SCL OUT
                       => scl sendbyte,
    SDA IN
                       => sda,
    SCL IN
                       => scl.
    ACK OUT
                       => sendbyte ack
    );
nx_i2c_readbyte_1: nx_i2c_readbyte
  generic map (
    I2C_SPEED => I2C_SPEED
  port map (
    CLK_IN
                       => CLK_IN,
    RESET_IN
                       => RESET IN,
                       => readbyte_seq_start,
    START_IN
    BYTE OUT
                       => readbyte_byte,
    SEQUENCE_DONE_OUT => readbyte_done,
    SDA OUT
                       => sda readbyte,
                       => scl_readbyte,
    SCL_OUT
    SDA IN
                       => sda
    );
 -- Sync I2C Lines
sda i <= SDA INOUT;
scl_i <= SCL_INOUT;</pre>
PROC I2C LINES SYNC: process(CLK IN)
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 85/185
begin
  if ( rising_edge(CLK_IN) ) then
    if( RESET IN = '1' ) then
      sda x <= '1';
      sda <= '1';
      scl x <= '1';
      scl <= '1';
     else
      sda \times <= sda i;
      sda <= sda x;
      scl x <= scl i;
      scl <= scl x;
     end if;
  end if;
end process PROC_I2C_LINES_SYNC;
PROC I2C MASTER TRANSFER: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET IN = '1' ) then
      i2c_busy
                            <= '1';
      startstop_select
                             <= '0';
      startstop_seq_start <= '0';
      sendbyte_seq_start <= '0';</pre>
      readbyte_seq_start <= '0';</pre>
      sendbyte_byte
                            <= (others => '0');
      i2c_data
                            <= (others => '0');
      read_seq_ctr
                            <= '0';
      STATE
                             <= S RESET;
    else
      i2c_busy
                             <= i2c_busy_x;
      startstop select
                             <= startstop select x;
      startstop_seq_start <= startstop_seq_start_x;</pre>
      sendbyte seg start
                            <= sendbyte seg start x;
      readbyte seg start <= readbyte seg start x;
      sendbyte byte
                             <= sendbyte byte x;
       i2c data
                             <= i2c data x;
      read seg ctr
                             <= read seg ctr x;
      STATE
                             <= NEXT STATE;
    end if;
  end if;
end process PROC I2C MASTER TRANSFER;
PROC_I2C_MASTER: process(STATE,
                          i2c_start,
                          startstop_done,
                          read_seq_ctr,
                          sendbyte_done,
                          sendbyte_ack,
                          readbyte done,
                          startstop_done
begin
  -- Defaults
  sda master
                            <= '1';
  scl master
                            <= '1';
                             <= '1';
  i2c_busy_x
                             <= '0';
  startstop_select_x
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 86/185
  startstop_seq_start x
                             <= '0';
                             <= '0';
  sendbyte_seq_start_x
                             <= (others => '0');
  sendbyte byte x
  readbyte seg start x
                             <= '0';
  i2c_data_x
                             <= i2c_data;
  read seg ctr x
                             <= read seg ctr;
  case STATE is
     when S RESET =>
      i2c data x
                               <= (others => '0');
      NEXT STATE
                               <= S IDLE;
     when S IDLE =>
      if (\overline{i}2c \text{ start} = '1') \text{ then}
        i2c data x
                               <= x"8000 0000"; -- Set Running, clear all
                                              -- other bits
        NEXT STATE
                               <= S START;
       else
                               <= '0';
        i2c_busy_x
        i2c_data_x
                               <= i2c_data and x"7fff_fffff"; -- clear running
        read_seq_ctr_x
                               <= '0';
        NEXT_STATE
                               <= S_IDLE;
       end if;
       -- I2C START Sequence
     when S START =>
                               <= '1';
       startstop_select_x
       startstop_seq_start_x <= '1';
      NEXT STATE
                               <= S START WAIT;
     when S_START_WAIT =>
       if (startstop done = '0') then
        NEXT_STATE
                               <= S_START_WAIT;
        sda master
                               <= '0';
        scl master
                               <= '0';
        NEXT STATE
                               <= S_SEND_CHIP_ID;
       end if;
       -- I2C SEND ChipId Sequence
     when S SEND CHIP ID =>
       scl master
       sendbyte_byte_x(7 downto 1) <= i2c_chipid;
       if (read_seq_ctr = '0') then
        sendbyte_byte_x(0)
                              <= '0';
       else
        sendbyte_byte_x(0)
                               <= '1';
       end if;
       sendbyte_seq_start_x
                               <= '1';
      NEXT_STATE
                               <= S_SEND_CHIP_ID_WAIT;
     when S_SEND_CHIP_ID_WAIT =>
       if (sendbyte done = '0') then
        NEXT STATE
                               <= S_SEND_CHIP_ID_WAIT;
       else
        scl master
                               <= '0';
        if (sendbyte_ack = '0') then
                       <= i2c_data or x"0100_0000";
          i2c data x
                               <= S_STOP;
          NEXT_STATE
        else
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 87/185
          if (read_seq_ctr = '0') then
            read_seq_ctr_x <= '1';
            NEXT STATE
                              <= S SEND REGISTER;
          else
            NEXT_STATE
                              <= S_GET_DATA;
          end if;
         end if;
       end if;
       -- I2C SEND RegisterId
    when S SEND REGISTER =>
                              <= '0';
      scl master
      sendbyte byte x
                              <= i2c registerid;
      sendbyte seg start x
                              <= '1';
      NEXT STATE
                              <= S SEND REGISTER WAIT;
    when S SEND REGISTER WAIT =>
      if (sendbyte done = '0') then
        NEXT STATE
                              <= S SEND REGISTER WAIT;
       else
         scl master
                              <= '0';
        if (sendbyte ack = '0') then
          i2c data x
                              <= i2c_data or x"0200_0000";
          NEXT_STATE
                              <= S STOP;
         else
          if (i2c_rw_bit = '0') then
            NEXT STATE <= S SEND DATA;
          else
            NEXT_STATE
                              <= S_START;
          end if;
         end if;
       end if;
      -- I2C SEND DataWord
    when S_SEND_DATA =>
      scl master
                              <= '0';
       sendbyte byte x
                              <= i2c register data;
      sendbyte seg start x
                              <= '1';
      NEXT_STATE
                              <= S SEND DATA WAIT;
    when S SEND DATA WAIT =>
       if (sendbyte_done = '0') then
        NEXT STATE
                              <= S SEND DATA WAIT;
       else
         scl master
                              <= '0';
        if (sendbyte_ack = '0') then
          i2c data x
                              <= i2c_data or x"0400_0000";
        end if;
        NEXT STATE
                              <= S STOP;
      end if;
       -- I2C GET DataWord
    when S GET DATA =>
      scl_master
                              <= '0';
                              <= '1';
      readbyte_seq_start_x
      NEXT_STATE
                              <= S_GET_DATA_WAIT;
    when S_GET_DATA_WAIT =>
      if (readbyte done = '0') then
        NEXT STATE
                              <= S_GET_DATA_WAIT;
       else
         scl master
                                      <= '0';
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 88/185
        i2c_data_x(7 downto 0)<= readbyte_byte;</pre>
        NEXT STATE
                              <= S STOP;
      end if;
      -- I2C STOP Sequence
    when S STOP =>
      sda master
                              <= '0';
      scl master
                              <= '0';
                              <= '0';
      startstop select x
      startstop_seq_start_x <= '1';
      NEXT STATE
                              <= S STOP WAIT;
    when S STOP WAIT =>
      if (startstop done = '0') then
        NEXT STATE
                              <= S STOP WAIT;
      else
        i2c data x
                              <= i2c data or x"4000 0000"; -- Set DONE Bit
        NEXT STATE
                              <= S IDLE;
      end if;
  end case;
end process PROC I2C MASTER;
PROC_I2C_DATA_MULTIPLEXER: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
      i2c_data_internal_o
                              <= (others => '0');
                              <= (others => '0');
      i2c_data_slave
                              <= '0';
      command_busy_o
     else
      if (internal_command = '0' and internal_command_d = '0') then
        i2c_data_slave
                              <= i2c_data;
        i2c_data_internal_o <= i2c_data;</pre>
      end if;
    end if;
    command busy o
                              <= i2c busy;
  end if;
end process PROC I2C DATA MULTIPLEXER;
-- TRBNet Slave Bus
     Write bit definition
     ===============
     D[31]
              I2C GO
                              0 => don't do anything on I2C,
                              1 => start I2C access
     D[30]
              I2C ACTION
                              0 => write byte, 1 => read byte
     D[29:24] I2C_SPEED
                              set all to '1'
     D[23:16] I2C ADDRESS
                              address of I2C chip
     D[15:8] I2C_CMD
                              command byte for access
     D[7:0] I2C DATA
                              data to be written
--
     Read bit definition
     -----
     D[31]
              RUNNING
                              whatever
--
     D[30]
              I2C DONE
                              whatever
     D[29]
              ERROR RADDACK
                             no acknowledge for repeated address byte
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 89/185
     D[28]
              ERROR_RSTART
                              generation of repeated START condition failed
     D[27]
              ERROR DATACK
                              no acknowledge for data byte
              ERROR CMDACK
                              no acknowledge for command byte
     D[26]
              ERROR_ADDACK
                              no acknowledge for address byte
     D[25]
              ERROR_START
                              generation of START condition failed
     D[24]
     D[23:21] reserved
                              reserved
     D[20:16] debug
                              subject to change, don't use
     D[15:8] reserved
                              reserved
     D[7:0] I2C DATA
                              result of I2C read operation
PROC SLAVE BUS: process(CLK IN)
begin
  if ( rising edge (CLK IN) ) then
    if( RESET IN = '1' ) then
      slv data out o
                       <= (others => '0');
      slv_no_more_data_o <= '0';</pre>
      slv unknown addr o <= '0';
      slv ack o
                  <= '0';
                         <= '0';
      i2c start
      internal_command <= '0';</pre>
      internal command d <= '0';
                              <= (others => '0');
      i2c_chipid
                         <= (others => '0');
      i2c rw bit
      i2c registerid
      i2c register data
      i2c register value read <= (others => '0');
     else
      slv unknown addr o <= '0';
      slv_no_more_data_o <= '0';</pre>
       slv_data_out_o <= (others => '0');
                         <= '0';
      i2c start
       internal command d <= internal command;
       if (i2c busy = '0' and internal command d = '1') then
        internal command
                             <= '0';
                             <= '0';
         slv ack o
       elsif (i2c_busy = '0' and INTERNAL_COMMAND_IN(31) = '1') then
         -- Internal Interface Command
        i2c rw bit
                             <= INTERNAL COMMAND IN(30);
        i2c chipid
                              <= INTERNAL COMMAND IN(22 downto 16);
        i2c_registerid
                             <= INTERNAL_COMMAND_IN(15 downto 8);</pre>
        i2c_register_data <= INTERNAL_COMMAND_IN(7 downto 0);</pre>
        i2c start
                             <= '1';
        internal command
                             <= '1';
         slv_ack_o
                             <= '0';
       elsif (SLV_WRITE_IN = '1') then
        if (internal command = '0' and
            I2C_LOCK_IN
                          = '0' and
                             = '0' and
            i2c busy
            SLV_DATA_IN(31) = '1') then
          i2c_rw_bit
                             <= SLV_DATA_IN(30);
                              <= SLV_DATA_IN(22 downto 16);
          i2c chipid
          i2c_registerid
                             <= SLV DATA IN(15 downto 8);
          i2c_register_data <= SLV_DATA_IN(7 downto 0);</pre>
                             <= '1';
          i2c_start
                              <= '1';
          slv ack o
```

```
stdin
 Nov 25, 13 3:21
                                                                     Page 90/185
          else
            slv_no_more_data_o <= '1';
                              <= '0';
            slv ack o
          end if;
        elsif (SLV READ IN = '1') then
          if (internal command = '0' and
                               = '0' and
              I2C LOCK IN
              i2c busy
                               = '0') then
                               <= i2c data slave;
            sly data out o
                               <= '1';
            slv ack o
          else
            slv data out o
                               \leq (others => '0');
            slv no more data o <= '1';
            slv ack o
                               <= '0';
          end if;
        else
          slv ack o
                               <= '0';
        end if;
      end if:
    end if;
  end process PROC_SLAVE_BUS;
  -- Output Signals
 -- I2C Outputs
                       <= (sda master
 sda o
                           sda_startstop and
                           sda sendbyte and
                           sda_readbyte
  SDA INOUT
                       <= '0' when (sda o = '0') else 'Z';
  scl o
                       <= (scl master
                           scl startstop and
                           scl sendbyte and
                           scl_readbyte
                           );
 SCL INOUT
                       <= '0' when (scl o = '0') else 'Z';
  COMMAND BUSY OUT
                       <= command busy o;
  I2C_DATA_OUT
                       <= i2c_data_internal_o;
  -- Slave Bus
  SLV DATA OUT
                       <= slv_data_out_o;
  SLV_NO_MORE_DATA_OUT <= slv_no_more_data_o;</pre>
  SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
 SLV ACK OUT
                       <= slv ack o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
```

```
stdin
Nov 25, 13 3:21
                                                                     Page 91/185
entity nx_i2c_readbyte is
 generic (
   I2C SPEED : unsigned(11 downto 0) := x"3e8"
 port(
   CLK IN
                        : in std logic;
   RESET IN
                        : in std logic;
                        : in std logic;
   START IN
                        : out std_logic_vector(7 downto 0);
   BYTE OUT
   SEQUENCE DONE OUT
                       : out std logic;
   -- I2C connections
   SDA OUT
                        : out std logic;
   SCL OUT
                        : out std logic;
   SDA_IN
                        : in std_logic
   );
end entity;
architecture Behavioral of nx_i2c_readbyte is
 -- Send Byte
 signal sda_o
                          : std_logic;
 signal scl o
                          : std logic;
 signal i2c_start
                        : std_logic;
 signal sequence_done_o : std_logic;
 signal i2c_byte : unsigned(7 downto 0);
 signal bit_ctr : unsigned(3 downto 0);
signal i2c_ack_o : std_logic;
 signal wait_timer_init : unsigned(11 downto 0);
 signal sequence done o x : std logic;
 signal i2c_byte_x : unsigned(7 downto 0);
 signal bit_ctr_x : unsigned(3 downto 0); signal i2c_ack_o_x : std_logic;
 signal wait timer init x : unsigned(11 downto 0);
 type STATES is (S IDLE,
                 S INIT.
                  S_INIT_WAIT,
                 S READ BYTE,
                 S_UNSET_SCL1,
                 S_SET_SCL1,
                 S GET BIT,
                 S_SET_SCL2,
                 S_UNSET_SCL2,
                 S_NEXT_BIT,
                 S_NACK_SET,
                 S NACK SET SCL,
                 S_NACK_UNSET_SCL
                 );
 signal STATE, NEXT_STATE : STATES;
 -- Wait Timer
 signal wait timer done
                          : std logic;
begin
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 92/185
-- Timer
nx_timer_1: nx_timer
  generic map(
    CTR WIDTH => 12
  port map (
    CLK IN
                  => CLK IN,
    RESET IN
                  => RESET IN,
    TIMER START IN => wait timer init,
    TIMER DONE OUT => wait timer done
PROC READ BYTE TRANSFER: process(CLK IN)
begin
  if ( rising edge (CLK IN) ) then
    if( RESET_IN = '1' ) then
      sequence done o <= '0';
      bit_ctr <= (others => '0');
                     <= '0';
      i2c_ack_o
      wait_timer_init <= (others => '0');
      STATE
                     <= S IDLE;
    else
      sequence_done_o <= sequence_done_o_x;</pre>
      i2c_byte <= i2c_byte_x;
      wait_timer_init <= wait_timer_init_x;</pre>
      STATE
                    <= NEXT_STATE;
    end if;
  end if;
end process PROC_READ_BYTE_TRANSFER;
PROC READ BYTE: process(STATE,
                        START_IN,
                        wait timer done,
                       bit ctr
begin
  sda o
                     <= '1';
                    <= '1';
  scl o
  sequence_done_o_x <= '0';</pre>
  i2c_byte_x <= i2c_byte;
  bit ctr x
                    <= bit ctr;
  i2c_ack_o_x
                  <= i2c_ack_o;
  wait_timer_init_x <= (others => '0');
  case STATE is
    when S IDLE =>
      if (START_IN = '1') then
        sda o
                   <= '0';
        scl_o
                    <= '0';
        i2c_byte_x <= (others => '0');
        NEXT_STATE <= S_INIT;</pre>
      else
        NEXT_STATE <= S_IDLE;</pre>
      end if;
      -- INIT
    when S_INIT =>
                        <= '0';
      sda_o
      scl o
                        <= '0';
```

Nov 25, 13 3:21	stdin	Page 93/185
wait_timer_init_ NEXT_STATE <= S_	x <= I2C_SPEED srl 1; INIT_WAIT;	
<pre>when S_INIT_WAIT =     sda_o     scl_o     if (wait_timer_d         NEXT_STATE &lt;=     else         NEXT_STATE &lt;=     end if;</pre>	<= '0'; <= '0'; lone = '0') then S_INIT_WAIT;	
<pre>when S_UNSET_SCL1     scl_o &lt;= '0';     if (wait_timer_d         NEXT_STATE &lt;=     else         wait_timer_ini         NEXT_STATE &lt;=     end if;</pre>	lone = '0') then S_UNSET_SCL1; t_x <= I2C_SPEED srl 2;	
	lone = '0') then	
when S_GET_BIT => i2c_byte_x(0) NEXT_STATE		
	lone = '0') then	
<pre>when S_UNSET_SCL2     scl_o &lt;= '0';     if (wait_timer_d         NEXT_STATE &lt;=     else         NEXT_STATE &lt;=     end if;</pre>	lone = '0') then S_UNSET_SCL2;	
<pre>when S_NEXT_BIT =&gt;     scl_o &lt;= '0';     if (bit_ctr &gt; 0)     bit_ctr_x     i2c_byte_x     wait_timer_ini</pre>		

```
stdin
 Nov 25, 13 3:21
                                                                       Page 94/185
          NEXT_STATE
                              <= S_UNSET_SCL1;
        else
          wait timer init x <= I2C SPEED srl 2;</pre>
          NEXT STATE
                             <= S NACK SET;
        end if;
        -- I2C Send NOT ACK (NACK) Sequence to tell client to release the bus
      when S NACK SET =>
        scl o <= '0';
        if (wait_timer_done = '0') then
          NEXT_STATE <= S_NACK_SET;</pre>
          wait_timer_init_x <= I2C_SPEED srl 1;</pre>
          NEXT STATE
                       <= S NACK SET SCL;
        end if;
      when S_NACK_SET_SCL =>
        if (wait timer done = '0') then
          NEXT_STATE <= S_NACK_SET_SCL;</pre>
          wait_timer_init_x <= I2C_SPEED srl 2;</pre>
          NEXT STATE
                           <= S NACK UNSET SCL;
        end if;
      when S_NACK_UNSET_SCL =>
        scl_o <= '0';
        if (wait_timer_done = '0') then
          NEXT_STATE <= S_NACK_UNSET_SCL;</pre>
          sequence_done_o_x <= '1';</pre>
          NEXT STATE
                            <= S IDLE;
        end if;
    end case;
  end process PROC_READ_BYTE;
  -- Output Signals
  SEQUENCE_DONE_OUT <= sequence_done_o;</pre>
  BYTE_OUT
                    <= i2c_byte;
  -- I2c Outputs
  SDA OUT <= sda o;
 SCL_OUT <= scl_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.nxyter_components.all;
entity nx_i2c_sendbyte is
 generic (
    I2C_SPEED : unsigned(11 downto 0) := x"3e8"
    );
  port(
    CLK IN
                          : in std logic;
```

```
stdin
Nov 25, 13 3:21
                                                                        Page 95/185
   RESET_IN
                          : in std_logic;
                         : in std logic;
   START IN
   BYTE IN
                         : in std logic vector(7 downto 0);
                         : out std_logic;
   SEQUENCE_DONE_OUT
   -- I2C connections
   SDA OUT
                         : out std logic;
                         : out std_logic;
   SCL OUT
                         : in std logic;
   SDA IN
                         : in std_logic;
   SCL_IN
   ACK OUT
                         : out std logic
   );
end entity;
architecture Behavioral of nx i2c sendbyte is
 -- Send Byte
 signal sda o
                           : std logic;
                           : std_logic;
 signal scl_o
 signal i2c_start
                         : std_logic;
 signal sequence_done_o : std_logic;
 signal i2c_byte : unsigned(7 downto 0);
signal bit_ctr : unsigned(3 downto 0);
signal i2c_ack_o : std_logic;
 signal wait_timer_init : unsigned(11 downto 0);
 signal stretch_timeout : unsigned(19 downto 0);
 signal sequence_done_o_x : std_logic;
 signal i2c_byte_x : unsigned(7 downto 0);
 signal bit_ctr_x : unsigned(3 downto 0);
signal i2c_ack_o_x : std_logic;
 signal wait timer init x : unsigned(11 downto 0);
 signal stretch_timeout_x : unsigned(19 downto 0);
 type STATES is (S_IDLE,
                  S INIT,
                  S_INIT_WAIT,
                  S SEND BYTE,
                  S_SET_SDA,
                  S SET SCL,
                  S UNSET SCL,
                  S_NEXT_BIT,
                  S ACK UNSET SCL,
                  S_ACK_SET_SCL,
                  S_STRETCH_CHECK_SCL,
                  S_STRETCH_WAIT_SCL,
                  S_STRETCH_PAUSE,
                  S_ACK_STORE,
                  S_ACK_UNSET_SCL2
 signal STATE, NEXT_STATE : STATES;
 -- Wait Timer
 signal wait_timer_done
                           : std_logic;
begin
 -- Timer
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 96/185
nx_timer_1: nx_timer
  generic map (
    CTR WIDTH => 12
  port map (
    CLK IN
                   => CLK IN,
    RESET IN
                   => RESET IN,
    TIMER START IN => wait timer init,
    TIMER DONE OUT => wait timer done
PROC SEND BYTE TRANSFER: process(CLK IN)
  if ( rising edge (CLK IN) ) then
    if( RESET_IN = '1' ) then
      sequence_done_o <= '0';</pre>
      bit_ctr <= (others => '0');
      i2c ack o
                      <= '0';
      wait_timer_init <= (others => '0');
      stretch_timeout <= (others => '0');
      STATE
                    <= S IDLE;
    else
      sequence_done_o <= sequence_done_o_x;</pre>
      i2c_byte <= i2c_byte_x;
      wait_timer_init <= wait_timer_init_x;</pre>
      stretch_timeout <= stretch_timeout_x;</pre>
      STATE
                       <= NEXT STATE;
    end if;
  end if;
end process PROC_SEND_BYTE_TRANSFER;
PROC_SEND_BYTE: process(STATE,
                        START IN.
                        wait timer done,
                        bit ctr
                        )
begin
                     <= '1';
  sda o
                     <= '1';
  scl_o
  sequence_done_o_x <= '0';</pre>
  i2c_byte_x <= i2c_byte;
  bit_ctr_x
                    <= bit ctr;
                  <= i2c_ack_o;
  i2c_ack_o_x
  wait_timer_init_x <= (others => '0');
  stretch_timeout_x <= stretch_timeout;</pre>
  case STATE is
    when S IDLE =>
      if (START_IN = '1') then
                            <= '0';
        sda o
        scl_o
                            <= '0';
                            <= BYTE IN;
        i2c_byte_x
        NEXT_STATE
                             <= S INIT;
      else
        NEXT_STATE
                             <= S_IDLE;
      end if;
      -- INIT
    when S INIT =>
```

Nov 25, 13 3:21	stdin	Page 97/185
sda_o scl_o wait_timer_init_x NEXT_STATE	<= '0'; <= '0'; <= I2C_SPEED srl 1; <= S_INIT_WAIT;	
<pre>when S_INIT_WAIT =&gt;     sda_0     scl_0     if (wait_timer_done =         NEXT_STATE     else         NEXT_STATE     end if;</pre>	<pre>&lt;= '0'; &lt;= '0'; '0') then &lt;= S_INIT_WAIT; &lt;= S_SEND_BYTE;</pre>	
I2C Send byte when S_SEND_BYTE => sda_o scl_o bit_ctr_x wait_timer_init_x NEXT_STATE	<= '0'; <= '0'; <= x"7"; <= I2C_SPEED srl 2; <= S_SET_SDA;	
<pre>when S_SET_SDA =&gt;     sda_o     scl_o     if (wait_timer_done =         NEXT_STATE     else         wait_timer_init_x         NEXT_STATE     end if;</pre>	<pre>&lt;= i2c_byte(7); &lt;= '0'; '0') then &lt;= S_SET_SDA; &lt;= I2C_SPEED srl 1; &lt;= S_SET_SCL;</pre>	
when S_SET_SCL => sda_o if (wait_timer_done = NEXT_STATE else wait_timer_init_x NEXT_STATE end if;	<pre>&lt;= i2c_byte(7); '0') then &lt;= S_SET_SCL; &lt;= I2C_SPEED srl 2; &lt;= S_UNSET_SCL;</pre>	
when S_UNSET_SCL => sda_o scl_o if (wait_timer_done = NEXT_STATE else NEXT_STATE end if;	<pre>&lt;= i2c_byte(7); &lt;= '0'; '0') then &lt;= S_UNSET_SCL; &lt;= S_NEXT_BIT;</pre>	
<pre>when S_NEXT_BIT =&gt;     sda_0     scl_o     if (bit_ctr &gt; 0) then     bit_ctr_x     i2c_byte_x     wait_timer_init_x     NEXT_STATE     else</pre>	<pre>&lt;= bit_ctr - 1; &lt;= i2c_byte sll 1; &lt;= I2C_SPEED srl 2; &lt;= S_SET_SDA;</pre>	
<pre>wait_timer_init_x     NEXT_STATE end if;</pre>	<= I2C_SPEED srl 2; <= S_ACK_UNSET_SCL;	

```
stdin
Nov 25, 13 3:21
                                                                   Page 98/185
      -- Get Slave ACK bit
    when S ACK UNSET SCL =>
                              <= '0';
      scl o
      if (wait_timer_done = '0') then
        NEXT STATE
                             <= S ACK UNSET SCL;
      else
        wait_timer_init_x
                             <= I2C SPEED srl 2;
        NEXT STATE
                              <= S_ACK_SET_SCL;
      end if;
    when S ACK SET SCL =>
      if (wait_timer_done = '0') then
        NEXT STATE
                             <= S_ACK_SET_SCL;
      else
        NEXT STATE
                             <= S STRETCH CHECK SCL;
      end if;
      -- Check for Clock Stretching
    when S_STRETCH_CHECK_SCL =>
      if (SCL_IN = '1') then
        wait_timer_init_x <= I2C_SPEED srl 2;</pre>
        NEXT_STATE
                             <= S_ACK_STORE;
      else
        stretch_timeout_x
                             <= (others => '0');
        NEXT_STATE
                             <= S_STRETCH_WAIT_SCL;
      end if;
     when S_STRETCH_WAIT_SCL =>
      if (SCL_IN = '0') then
        if (stretch timeout < x"30d40") then
          stretch_timeout_x <= stretch_timeout + 1;</pre>
          NEXT_STATE
                             <= S_STRETCH_WAIT_SCL;
        else
          i2c ack o x
                             <= '0';
          wait_timer_init_x <= I2C_SPEED srl 2;</pre>
          NEXT STATE
                              <= S_ACK_UNSET_SCL;
        end if;
       else
        wait_timer_init_x
                             <= I2C SPEED srl 2;
        NEXT STATE
                             <= S_STRETCH_PAUSE;
      end if;
      when S_STRETCH_PAUSE =>
      if (wait_timer_done = '0') then
        NEXT_STATE
                             <= S_STRETCH_PAUSE;
      else
        wait_timer_init_x <= I2C_SPEED srl 2;</pre>
                             <= S ACK STORE;
        NEXT_STATE
      end if;
      -- Read ACK Bit
    when S_ACK_STORE =>
      if (wait_timer_done = '0') then
        NEXT_STATE
                             <= S_ACK_STORE;
      else
        i2c_ack_o_x
                             <= not SDA_IN;
        wait_timer_init_x
                             <= I2C_SPEED srl 2;
        NEXT STATE
                             <= S ACK UNSET SCL2;
      end if;
    when S ACK UNSET SCL2 =>
```

```
stdin
 Nov 25, 13 3:21
                                                                      Page 99/185
                               <= '0';
        if (wait_timer_done = '0') then
         NEXT STATE <= S ACK UNSET SCL2;
          sequence_done_o_x <= '1';</pre>
          NEXT STATE
                              <= S IDLE;
        end if;
   end case;
  end process PROC SEND BYTE;
  -- Output Signals
  SEQUENCE_DONE_OUT <= sequence_done_o;</pre>
 ACK OUT
            <= i2c ack o;
 -- I2c Outputs
 SDA_OUT <= sda_o;
 SCL_OUT <= scl_o;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
library work;
use work.nxyter_components.all;
entity nx i2c startstop is
 generic (
   I2C_SPEED : unsigned(11 downto 0) := x"3e8"
 port(
   CLK IN
                      : in std logic;
   RESET IN
                        : in std logic;
   START IN
                        : in std_logic; -- Start Sequence
   SELECT IN
                        : in std logic; -- '1' -> Start, '0'-> Stop
   SEQUENCE_DONE_OUT : out std_logic;
   -- I2C connections
   SDA OUT
                        : out std logic;
   SCL_OUT
                        : out std_logic;
                        : out std_logic
   NREADY_OUT
   );
end entity;
architecture Behavioral of nx_i2c_startstop is
 -- I2C Bus
 signal sda o
                          : std logic;
                  : std_logic;
 signal scl_o
 signal sequence_done_o : std_logic;
signal wait_timer_init : unsigned(11 downto 0);
  signal sequence_done_o_x : std_logic;
 signal wait timer init x : unsigned(11 downto 0);
  type STATES is (S_IDLE,
                  S START,
```

```
stdin
 Nov 25, 13 3:21
                                                                    Page 100/185
                  S_WAIT_START_1,
                  S_WAIT_START_2,
                  S WAIT START 3,
                  S_STOP,
                  S WAIT STOP 1,
                  S WAIT STOP 2,
                 S WAIT STOP 3
 signal STATE, NEXT STATE : STATES;
  -- I2C Timer
 signal wait timer done : std logic;
begin
 -- Timer
 nx timer 1: nx timer
   generic map (
     CTR_WIDTH => 12
   port map (
     CLK IN
                  => CLK_IN,
                => RESET_IN,
     RESET_IN
     TIMER START IN => wait timer init,
     TIMER_DONE_OUT => wait_timer_done
     );
 PROC_START_STOP_TRANSFER: process(CLK_IN)
   if (rising edge (CLK IN)) then
     if( RESET_IN = '1' ) then
        sequence_done_o <= '0';</pre>
        wait timer init <= (others => '0');
        STATE <= S_IDLE;
        sequence done o <= sequence done o x;
        wait timer init <= wait timer init x;</pre>
        STATE
                      <= NEXT STATE;
     end if;
   end if;
 end process PROC_START_STOP_TRANSFER;
 PROC START STOP: process(STATE,
                          START_IN,
                          SELECT IN,
                           wait_timer_done
 begin
                     <= '1';
   sda_o
   scl_o
                     <= '1';
   wait_timer_init_x <= (others => '0');
   sequence done o x <= '0';
   case STATE is
     when S IDLE =>
       if (START_IN = '1') then
         if (SELECT_IN = '1') then
           NEXT STATE <= S START;
         else
                      <= '0';
           sda_o
                      <= '0';
           scl o
```

```
stdin
Nov 25, 13 3:21
                                                                      Page 101/185
           NEXT_STATE <= S_STOP;</pre>
         end if;
       else
         NEXT_STATE <= S_IDLE;</pre>
       end if;
       -- I2C START Sequence
     when S START =>
       wait timer init x <= I2C SPEED srl 1;</pre>
       NEXT STATE <= S WAIT START 1;
     when S WAIT START 1 =>
       if (wait timer done = '0') then
         NEXT STATE <= S WAIT START 1;
         wait timer init x <= I2C SPEED srl 1;</pre>
         NEXT STATE <= S WAIT START 2;
       end if;
     when S_WAIT_START_2 =>
       sda_o
                 <= '0';
       if (wait timer done = '0') then
         NEXT_STATE <= S_WAIT_START_2;</pre>
         wait timer init x <= I2C SPEED srl 1;
         NEXT_STATE <= S_WAIT_START_3;</pre>
       end if;
     when S_WAIT_START_3 =>
       sda_o <= '0';
                    <= '0';
       scl o
       if (wait_timer_done = '0') then
        NEXT_STATE <= S_WAIT_START_3;</pre>
         sequence_done_o_x <= '1';</pre>
         NEXT STATE <= S IDLE;
       end if;
       -- I2C STOP Sequence
     when S STOP =>
                       <= '0';
       sda o
                       <= '0';
       scl o
       wait timer init x <= I2C SPEED srl 1;</pre>
       NEXT STATE <= S WAIT STOP 1;
     when S_WAIT_STOP_1 =>
       sda o
                       <= '0';
       scl_o
                        <= '0';
       if (wait_timer_done = '0') then
         NEXT_STATE <= S_WAIT_STOP_1;</pre>
       else
         wait_timer_init_x <= I2C_SPEED srl 1;</pre>
         NEXT_STATE <= S_WAIT_STOP_2;</pre>
       end if;
     when S_WAIT_STOP_2 =>
       sda_o <= '0';
       if (wait_timer_done = '0') then
         NEXT STATE <= S WAIT STOP 2;
       else
         wait_timer_init_x <= I2C_SPEED srl 1;</pre>
         NEXT STATE <= S WAIT STOP 3;
```

```
stdin
 Nov 25, 13 3:21
                                                                 Page 102/185
       end if;
      when S WAIT STOP 3 =>
       if (wait timer done = '0') then
         NEXT_STATE <= S_WAIT_STOP_3;</pre>
       else
         sequence done o x <= '1';
         NEXT STATE <= S IDLE;
       end if;
   end case;
 end process PROC START STOP;
  -- Output Signals
 SEQUENCE_DONE_OUT <= sequence_done_o;</pre>
 SDA_OUT <= sda_o;
 SCL OUT
                <= scl_o;
 NREADY OUT
                 <= '0';
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.trb net std.all;
use work.trb_net_components.all;
use work.nxyter_components.all;
entity nx_setup is
 port(
   CLK IN
                     : in std logic;
   RESET IN
                     : in std logic;
   12C COMMAND OUT : out std logic vector(31 downto 0);
   I2C_COMMAND_BUSY_IN : in std_logic;
   I2C_DATA_IN : in std_logic_vector(31 downto 0);
   I2C_LOCK_OUT
                     : out std logic;
   I2C ONLINE OUT : out std logic;
   I2C_REG_RESET_IN : in std_logic;
   SPI_COMMAND_OUT
                       : out std_logic_vector(31 downto 0);
   SPI_COMMAND_BUSY_IN : in std_logic;
   SPI_DATA_IN
                       : in std_logic_vector(31 downto 0);
                       : out std_logic;
   SPI_LOCK_OUT
   -- Slave bus
   SLV READ IN
                       : in std logic;
                       : in std_logic;
   SLV_WRITE_IN
                       : out std_logic_vector(31 downto 0);
   SLV_DATA_OUT
                     : in std_logic_vector(31 downto 0);
   SLV_DATA_IN
                     : in std_logic_vector(15 downto 0);
   SLV_ADDR_IN
   SLV_ACK_OUT
                       : out std_logic;
   SLV NO MORE DATA OUT : out std logic;
   SLV_UNKNOWN_ADDR_OUT : out std_logic;
   -- Debug Line
```

```
stdin
Nov 25, 13 3:21
                                                           Page 103/185
   DEBUG_OUT
                     : out std_logic_vector(15 downto 0)
   );
end entity;
architecture Behavioral of nx_setup is
 -- I2C Command Multiplexer
 signal i2c lock 0
                     : std logic;
 signal i2c lock 1
                     : std logic;
 signal i2c lock 2
                     : std logic;
 signal i2c lock 3
                     : std logic;
 signal i2c command
                     : std logic vector(31 downto 0);
 -- Send I2C Command
 type I2C STATES is (I2C IDLE,
                   I2C WAIT BUSY HIGH,
                   I2C WAIT BUSY LOW
 signal I2C_STATE : I2C_STATES;
 signal i2c command o
                            : std logic vector(31 downto 0);
 signal i2c_command_busy_o
                            : std logic;
 signal i2c_command_done
                            : std_logic;
 signal i2c error
                            : std logic;
 signal i2c_data
                            : std_logic_vector(31 downto 0);
 -- I2C Register Ram
 type i2c_ram_t is array(0 to 45) of std_logic_vector(7 downto 0);
 signal i2c ram
                            : i2c ram t;
 type register_access_type_t is array(0 to 45) of std_logic;
 constant register_access_type : register_access_type_t :=
   -- I2C RAM Handler
 signal ram index 0
                             : integer;
 signal ram index 1
                            : integer;
 signal ram_data_0
                            : std logic vector(7 downto 0);
 signal ram_data_1
                            : std_logic_vector(7 downto 0);
 signal ram write 0
                            : std logic;
 signal ram_write_1
                            : std logic;
 signal do write
                             : std logic;
 -- DAC Trim FIFO RAM
 type dac_ram_t is array(0 to 130) of std_logic_vector(5 downto 0);
 signal dac ram
                             : dac ram t;
 signal dac_ram_write_0
                            : std_logic;
 signal dac ram write 1
                            : std logic;
 signal dac ram index 0
                            : integer;
 signal dac_ram_index_1
                            : integer;
 signal dac_ram_data_0
                            : std_logic_vector(5 downto 0);
 signal dac ram data 1
                            : std logic vector(5 downto 0);
 signal do_dac_write
                             : std_logic;
 -- Token Handler
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 104/185
signal i2c_read_token
                                : std_logic_vector(45 downto 0);
signal i2c_write_token
                                : std_logic_vector(45 downto 0);
-- I2C Registers IO Handler
type T_STATES is (T_IDLE_TOKEN,
                  T WRITE I2C REGISTER,
                  T WAIT I2C WRITE DONE,
                  T READ I2C REGISTER,
                  T WAIT I2C READ DONE,
                  T READ I2C STORE MEM,
                  T NEXT TOKEN
signal T STATE : T STATES;
signal nx i2c command
                               : std_logic_vector(31 downto 0);
signal token ctr
                                : unsigned(5 downto 0);
signal next token
                               : std logic;
                               : std_logic_vector(45 downto 0);
signal read_token_clear
signal write_token_clear
                               : std_logic_vector(45 downto 0);
signal i2c lock 0 clear
                               : std logic;
-- DAC Token Handler
signal dac read token
                               : std logic vector(128 downto 0);
signal dac_write_token
                               : std_logic_vector(128 downto 0);
-- Read DAC I2C Registers
type DR_STATES is (DR_IDLE,
                   DR REGISTER.
                   DR WRITE BACK,
                   DR NEXT REGISTER,
                   DR_WAIT_DONE
                  );
signal DR_STATE, DR_STATE_RETURN : DR_STATES;
signal dac read i2c command
                               : std logic vector(31 downto 0);
signal r fifo ctr
                                : unsigned(7 downto 0);
signal dac read token clear
                                : std logic vector(128 downto 0);
signal next_token_dac_r
                               : std logic;
signal i2c lock 1 clear
                               : std logic;
-- Write DAC I2C Registers
type DW_STATES is (DW_IDLE,
                   DW REGISTER,
                   DW_WRITE_BACK,
                   DW NEXT REGISTER,
                   DW_WAIT_DONE
                   );
signal DW_STATE, DW_STATE_RETURN : DW_STATES;
signal dac_write_i2c_command : std_logic_vector(31 downto 0);
                                : unsigned(7 downto 0);
signal w fifo ctr
signal dac_write_token_clear : std_logic_vector(128 downto 0);
signal next_token_dac_w
                               : std_logic;
signal i2c_lock_2_clear
                                : std_logic;
-- I2C Online Check
type R_STATES is (R_TIMER_RESTART,
                  R IDLE,
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 105/185
                   R_READ_DUMMY,
                   R WAIT DONE
 signal R_STATE : R_STATES;
 signal wait timer init
                                : unsigned(31 downto 0);
 signal wait timer done
                                : std logic;
                                : std logic vector(31 downto 0);
 signal i2c online command
 signal i2c_lock_3_clear
                              : std_logic;
 signal i2c_online_o
                                : std logic;
 -- I2C Status
 signal i2c online t
                               : std logic vector(7 downto 0);
 signal i2c update memory p : std logic;
 signal i2c_update_memory
                              : std logic;
 signal i2c_disable_memory
                               : std_logic;
 signal i2c reg reset in s
                               : std logic;
 signal i2c reg reset clear
                               : std logic;
 -- TRBNet Slave Bus
 signal slv data out o
                                : std logic vector(31 downto 0);
 signal slv_no_more_data_o
                               : std_logic;
 signal slv_unknown_addr_o
                               : std_logic;
 signal slv ack o
                                : std logic;
 signal i2c read token r
                                : std_logic_vector(45 downto 0);
                                : std_logic_vector(45 downto 0);
 signal i2c write token r
 signal dac_read_token_r
                                : std_logic_vector(128 downto 0);
 signal dac write token r
                                : std logic vector(128 downto 0);
 signal nxyter_polarity
                                : std_logic_vector(1 downto 0); -- 0: negative
 signal nxyter testpulse
                                : std logic vector(1 downto 0);
 signal nxyter_testtrigger
                                : std_logic_vector(1 downto 0);
 signal nxvter clock
                                : std logic vector(1 downto 0);
 signal nxyter testchannels
                                : std logic vector(2 downto 0);
 signal i2c update memory r
                              : std logic;
begin
 DEBUG OUT(0)
                     <= CLK_IN;
<= I2C_COMMAND_BUSY_IN;</pre>
 DEBUG_OUT(1)
 DEBUG OUT(2)
                      <= i2c_command_busy_o;</pre>
 DEBUG_OUT(3)
                       <= i2c error;
 DEBUG_OUT(4)
                         <= i2c_command_done;</pre>
                         <= next_token_dac_r or
 DEBUG_OUT(5)
                         next_token_dac_w;
 DEBUG_OUT(6)
                         <= i2c_update_memory;
                         <= i2c lock 0 clear;
 DEBUG OUT(7)
 DEBUG_OUT(8)
                         <= i2c_lock_1_clear;
 DEBUG_OUT(9)
                         <= i2c_lock_2_clear;
                         <= i2c_lock_3_clear;
 DEBUG_OUT(10)
                         <= i2c_online_o;
 DEBUG_OUT(11)
 DEBUG_OUT(12)
                         <= i2c_lock_0;
                         <= i2c lock 1;
 DEBUG OUT(13)
 DEBUG_OUT(14)
                         <= i2c_lock_2;
                         <= i2c_lock_3;
 DEBUG_OUT(15)
```

```
stdin
Nov 25, 13 3:21
                                                         Page 106/185
 PROC I2C RAM: process(CLK IN)
begin
  if( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
     i2c write token r <= (others => '0');
     do write
                       <= '0';
    else
     i2c_write_token_r <= (others => '0');
     do write
                      <= '0';
     if (ram write 0 = '1' and register access type(ram index 0) = '1') then
       i2c ram(ram index 0) <= ram data 0;
       i2c write token r(ram index 0) <= '1';
       do write
      elsif (ram write 1 = '1'
           register_access_type(ram_index_1) = '1' and
            i2c_write_token(ram_index_1) = '0') then
       i2c_ram(ram_index_1)
                                 <= ram_data_1;
       do write
                                  <= '1';
      elsif (nxyter polarity(1) = '1') then
       i2c_ram(33)(2) <= nxyter_polarity(0);
       i2c_ram(32)(2)
                                <= not nxyter_polarity(0);</pre>
       <= '1';
       do write
      elsif (nxyter_clock(1) = '1') then
       i2c_ram(33)(3)
                                 <= nxyter_clock(0);
       i2c_write_token_r(33)
                                  <= '1';
                                  <= '1';
       do write
      elsif (nxyter_testtrigger(1) = '1') then
       i2c_ram(32)(3)
                            <= nxyter_testtrigger(0);</pre>
       i2c write token r(32)
                                  <= '1';
                                  <= '1';
       do write
      elsif (nxyter_testpulse(1) = '1') then
       i2c ram(32)(0)
                               <= nxyter testpulse(0);</pre>
       i2c write token r(32)
                                <= '1';
       do write
                                  <= '1';
      elsif (nxyter testchannels(2) = '1') then
       do write
                                  <= '1';
     end if;
    end if;
  end if;
end process PROC_I2C_RAM;
PROC_DAC_RAM: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
     dac write token r <= (others => '0');
     do_dac_write
                       <= '0';
    else
     dac_write_token_r <= (others => '0');
                       <= '0';
     do_dac_write
     if (dac ram write 0 = '1') then
       dac_ram(dac_ram_index_0)
                                      <= dac_ram_data_0;</pre>
       dac_write_token_r(dac_ram_index_0) <= '1';</pre>
                                      <= '1';
       do dac write
```

```
stdin
Nov 25, 13 3:21
                                                            Page 107/185
      elsif (dac_ram_write_1 = '1' and
            dac_write_token(dac_ram_index_1) = '0') then
        dac_ram(dac_ram_index_1) <= dac_ram_data_1;</pre>
                                       <= '1';
        do dac write
      end if;
    end if;
  end if;
end process PROC DAC RAM;
PROC I2C COMMAND MULTIPLEXER: process(CLK IN)
  variable locks : std logic vector(3 downto 0) := (others => '0');
  if ( rising edge (CLK IN) ) then
    if ( RESET IN = '1' ) then
      i2c lock 0 <= '0';
      i2c lock 1
                    <= '0';
                   <= '0';
      i2c lock 2
                   <= '0';
      i2c_lock_3
      i2c_command <= (others => '0');
    else
      i2c command <= (others => '0');
      locks := i2c_lock_3 & i2c_lock_2 & i2c_lock_1 & i2c_lock_0;
      -- Clear Locks
      if (i2c lock 0 clear = '1') then
       i2c lock 0
                   <= '0';
      end if;
      if (i2c_lock_1_clear = '1') then
       i2c lock 1 <= '0';
      end if;
      if (i2c_lock_2_clear = '1') then
       i2c lock 2 <= '0';
      end if;
      if (i2c lock 3 clear = '1') then
       i2c lock 3 <= '0';
      end if;
      if (i2c command busy o = '0') then
        if (nx i2c command(31) = '1'
            ((locks and "1110") = "0000") and
           i2c_lock_0_clear = '0') then
         elsif (dac_write_i2c_command(31) = '1'
              ((locks and "1011") = "0000") and
              i2c_lock_2_clear
                                   = '0') then
         i2c_command <= dac_write_i2c_command;</pre>
         i2c_lock_2
                         <= '1';
        elsif (dac_read_i2c_command(31) = '1'
              ((locks and "1101") = "0000") and
              i2c lock 1 clear
                                  = '0') then
         elsif (i2c_online_command(31) = '1' and
              ((locks and "0111") = "0000") and
                                 = '0') then
              i2c_lock_3_clear
         i2c_command
i2c_lock_3

i2c_command
<= i2c_online_command;
<= '1';</pre>
        end if;
      end if;
```

```
stdin
Nov 25, 13 3:21
                                                              Page 108/185
    end if;
  end if;
end process PROC I2C COMMAND MULTIPLEXER;
PROC_SEND_I2C_COMMAND: process(CLK_IN)
begin
  if ( rising edge (CLK IN) ) then
    if( RESET IN = '1' ) then
      i2c command o <= (others => '0');
      i2c command_busy_o <= '0';
      i2c_command_done <= '0';
      i2c error
                       <= '0';
      i2c data
                        \leq (others => '0');
      I2C STATE
                        <= I2C IDLE;
    else
      i2c_command_o <= (others => '0');
      i2c_command_busy_o <= '1';
      i2c_command_done <= '0';
      i2c error
                        <= '0';
      case I2C_STATE is
        when I2C_IDLE =>
         if (i2c\_command(31) = '1') then
           i2c_command_o <= i2c_command;
           I2C_STATE
                            <= I2C_WAIT_BUSY_HIGH;</pre>
           i2c command busy o <= '0';
           I2C_STATE
                          <= I2C_IDLE;
          end if;
        when I2C WAIT BUSY HIGH =>
         if (I2C_COMMAND_BUSY_IN = '0') then
           i2c_command_o <= i2c_command_o;
           I2C_STATE
                            <= I2C_WAIT_BUSY_HIGH;
           I2C STATE
                            <= I2C WAIT BUSY LOW;
          end if;
        when I2C WAIT BUSY LOW =>
          if (I2C_COMMAND_BUSY_IN = '1') then
           I2C STATE
                             <= I2C_WAIT_BUSY_LOW;</pre>
          else
           if (i2c data(29 downto 24) = "000000") then
             i2c error
                          <= '0';
            else
             i2c error
                            <= '1';
            end if;
           i2c data
                            <= I2C DATA IN;
           i2c_command_done <= '1';
           I2C STATE
                        <= I2C IDLE;
          end if;
      end case;
    end if;
  end if;
end process PROC_SEND_I2C_COMMAND;
PROC_I2C_TOKEN_HANDLER: process(CLK_IN)
  variable read token mask : std logic vector(45 downto 0) := (others => '1');
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 109/185
begin
  if ( rising_edge(CLK_IN) ) then
    if( RESET IN = '1' ) then
      i2c read token
                          <= (others => '0');
                          <= (others => '0');
      i2c_write_token
     else
      if (i2c ram(32)(3) = '1') then
        read token mask(15 downto 0) := (others => '0');
        read token mask(45 downto 16) := (others => '1');
        read token mask
                                    := (others => '1');
       end if;
       -- Write Token
       if (unsigned(i2c write token r) /= 0) then
        i2c write token <= i2c write token or i2c write token r;
       elsif (unsigned(write token clear) /= 0) then
        i2c write token <= i2c write token and (not write token clear);
       end if;
      -- Read Token
      if (i2c update memory = '1') then
        i2c_read_token <= read_token_mask;</pre>
       elsif (unsigned(i2c_read_token_r) /= 0) then
        i2c read token <= (i2c read token or i2c read token r) and
                             read_token_mask;
       elsif (unsigned(read token clear) /= 0) then
        i2c read token <= i2c read token and (not read token clear);
      end if;
    end if;
  end if;
end process PROC I2C TOKEN HANDLER;
PROC DAC TOKEN HANDLER: process(CLK IN)
begin
  if ( rising edge(CLK IN) ) then
    if ( RESET IN = '1' ) then
      dac read token
                       <= (others => '0');
       dac write token <= (others => '0');
       -- Write Token
      if (unsigned(dac_write_token_r) /= 0) then
         dac write token <= dac write token or dac write token r;
       elsif (unsigned(dac write token clear) /= 0) then
         dac_write_token <= dac_write_token and (not dac_write_token_clear);</pre>
      end if;
       -- Read Token
      if (i2c_update_memory = '1') then
         dac read token <= (others => '1');
      elsif (unsigned(dac_read_token_r) /= 0) then
         dac_read_token
                         <= dac_read_token or dac_read_token_r;</pre>
       elsif (unsigned(dac read token clear) /= 0) then
        dac_read_token <= dac_read_token and (not dac_read_token_clear);</pre>
      end if;
    end if;
  end if;
end process PROC_DAC_TOKEN_HANDLER;
PROC I2C REGISTERS HANDLER: process(CLK IN)
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 110/185
  variable index : integer := 0;
  if( rising_edge(CLK_IN) ) then
    if( RESET IN = '1' ) then
                                <= (others => '0');
      nx_i2c_command
       token ctr
                                \leq (others => '0');
       next token
                                <= '0';
       read token clear
                                <= (others => '0');
                                \leq (others \Rightarrow '0');
       write token clear
       ram write 1
                                <= '0';
                                <= '0';
       i2c_lock_0_clear
                                <= T IDLE TOKEN;
      T STATE
     else
      index
                                := to integer(unsigned(token ctr));
      nx i2c command
                                \leq (others => '0');
      next token
                                <= '0';
       read token clear
                                <= (others => '0');
       write token clear
                                \leq (others => '0');
       ram write 1
                                <= '0';
      i2c_lock_0_clear
                                <= '0';
       case T STATE is
        when T_IDLE_TOKEN =>
          if (register access type(index) = '1') then
            if (i2c_write_token(index) = '1') then
                                                 <= T WRITE I2C REGISTER;
             elsif (i2c read token(index) = '1') then
              T_STATE
                                                <= T_READ_I2C_REGISTER;
             else
              T STATE
                                                 <= T NEXT TOKEN;
             end if;
           else
                                                <= '1';
            read token clear(index)
                                                 <= '1';
            write_token_clear(index)
            T STATE
                                                 <= T NEXT TOKEN;
           end if;
           -- Write I2C Register
         when T WRITE I2C REGISTER =>
          nx i2c command(31 downto 16)
                                                 \leq x"bf08";
          nx_i2c_command(15 downto 14)
                                                 <= (others => '0');
          nx i2c command(13 downto 8)
                                                 <= token ctr;
          nx i2c command( 7 downto 0)
                                                 <= i2c ram(index);
          if (i2c\_lock\_0 = '0') then
            T STATE
                                                 <= T_WRITE_I2C_REGISTER;</pre>
           else
            write_token_clear(index)
                                                 <= '1';
            T STATE
                                                 <= T_WAIT_I2C_WRITE_DONE;</pre>
           end if;
        when T_WAIT_I2C_WRITE_DONE =>
          if (i2c command done = '0') then
            T STATE
                                                 <= T_WAIT_I2C_WRITE_DONE;
           മിമേ
            i2c_lock_0_clear
                                                 <= '1';
            T STATE
                                                 <= T_NEXT_TOKEN;
           end if;
           -- Read I2C Register
        when T_READ_I2C_REGISTER =>
          nx i2c command(31 downto 16)
                                                 <= x"ff08";
```

Nov 25, 13 3:21	stdin	Page 111/185
nx_i2c_command(15	downto 14)	<= (others => '0');
nx_i2c_command(13		<= token_ctr;
nx_i2c_command( 7		<= (others => '0');
if (i2c_lock_0 = T_STATE	o ) then	<= T_READ_I2C_REGISTER;
else		
read_token_clear	r(index)	<= '1';
T_STATE end if;		<= T_WAIT_I2C_READ_DONE;
end 117		
when T_WAIT_I2C_REAM	D_DONE =>	
if (i2c_command_do	one = '0') then	
T_STATE else		<= T_WAIT_I2C_READ_DONE;
T_STATE		<= T_READ_I2C_STORE_MEM;
end if;		
	DE MEM	
when T_READ_I2C_STOMeram_index_1	KE_MEM =>	<= index;
ram_index_i ram_data_1		<= index; <= i2c_data(7 downto 0);
ram_write_1		<= '1';
i2c_lock_0_clear		<= '1';
T_STATE		<= T_NEXT_TOKEN;
Next Token		
when T_NEXT_TOKEN =:	>	
if (token_ctr < x	"2e") then	
token_ctr		<= token_ctr + 1;
else token_ctr		<= (others => '0');
end if;		(0011012)
next_token		<= '1';
T_STATE		<= T_IDLE_TOKEN;
end case;		
end if;		
end if;		
end process PROC_I2C_REGIST	ERS_HANDLER;	
PROC_READ_DAC_REGISTERS: provariable index : integer		
begin	•= 07	
if( rising_edge(CLK_IN) )	then	
if( RESET_IN = '1' ) the		
dac_read_i2c_command		0');
dac_ram_write_1 dac_ram_index_1	<= '0'; <= 0;	
dac_ram_data_1	<= (others => '	0');
r_fifo_ctr	<= (others => '	0');
dac_read_token_clear		0');
next_token_dac_r i2c_lock_1_clear	<= '0'; <= '0';	
DR_STATE_RETURN	<= DR_IDLE;	
DR_STATE	<= DR_IDLE;	
else	/ .1	0.1.)
dac_read_i2c_command dac ram write 1	<= (others => ' <= '0';	U');
dac_ram_index_1	<= 0;	
dac_ram_data_1	<= (others => '	0');
dac_read_token_clear	<= (others => '	0');

```
stdin
Nov 25, 13 3:21
                                                                   Page 112/185
      next_token_dac_r
                              <= '0';
      i2c_lock_1_clear
                              <= '0';
      index
                              := to integer(r fifo ctr);
       case DR_STATE is
        when DR IDLE =>
          if (unsigned(dac read token) /= 0) then
            DR STATE
                                                <= DR REGISTER;
          else
            DR STATE
                                                <= DR IDLE;
           end if;
                                                <= (others => '0');
          r fifo ctr
         when DR REGISTER =>
          dac read i2c command(31 downto 16)
                                               <= x"ff08";
          dac read i2c command(15 downto 8)
                                                <= x"2a"; -- DAC Reg 42
          dac_read_i2c_command(7 downto 0)
                                                <= (others => '0');
          if (i2c\_lock\_1 = '0') then
            DR STATE
                                                 <= DR REGISTER;
           else
            dac_read_token_clear(index)
                                                 <= '1';
            DR STATE RETURN
                                                 <= DR WRITE BACK;
            DR_STATE
                                                 <= DR_WAIT_DONE;
          end if;
        when DR_WRITE_BACK =>
          -- Store FIFO Entry
          dac_ram_data_1
                                                 <= i2c_data(5 downto 0);
          dac_ram_index_1
                                                 <= index;
          dac_ram_write_1
                                                 <= '1';
          -- Write Data Back to FIFO
          dac_read_i2c_command(31 downto 16)
                                                 <= x"bf08";
          dac read i2c command(15 downto 8)
                                                 <= x"2a"; -- DAC Reg 42
          dac_read_i2c_command(5 downto 0)
                                                 <= i2c_data(5 downto 0);
          dac_read_i2c_command(7 downto 6)
                                                 <= (others => '0');
          DR_STATE_RETURN
                                                 <= DR NEXT REGISTER;
          DR STATE
                                                 <= DR WAIT DONE;
        when DR NEXT REGISTER =>
          if (r_fifo_ctr < x"80") then
            r_fifo_ctr
                                                 <= r_fifo_ctr + 1;
            next_token_dac_r
                                                 <= '1';
            DR STATE
                                                 <= DR REGISTER;
          else
            i2c_lock_1_clear
                                                 <= '1';
            DR STATE
                                                 <= DR_IDLE;
          end if;
        when DR_WAIT_DONE =>
          if (i2c_command_done = '0') then
            DR_STATE
                                                 <= DR_WAIT_DONE;
          else
            DR_STATE
                                                 <= DR_STATE_RETURN;</pre>
          end if;
      end case;
    end if;
  end if;
end process PROC_READ_DAC_REGISTERS;
PROC_WRITE_DAC_REGISTERS: process(CLK_IN)
```

Nov 25, 13 3:21	stdin	Page 113/185
variable index : integer :	= 0;	5
begin  if( rising_edge(CLK_IN) )  if( RESET_IN = '1' ) the  dac_write_i2c_command  w_fifo_ctr  dac_write_token_clear  next_token_dac_w  i2c_lock_2_clear  DW_STATE_RETURN  DW_STATE  else  dac_write_i2c_command  dac_write_token_clear	then  'en (others => '0'  'e (others => '0'  'e (others => '0'  'e '0';  'e '0';  'e DW_IDLE;  'e DW_IDLE;  'e (others => '0'	(); ();
next_token_dac_w i2c_lock_2_clear	<= '0'; <= '0';	
index case DW_STATE is when DW_IDLE => if (unsigned(dac_w DW_STATE else DW_STATE end if; w_fifo_ctr  when DW_REGISTER => dac_write_i2c_comm dac_write_i2c_comm	:= to_integer(w_f  rite_token) /= 0)  mand(31 downto 16) mand(15 downto 8) mand(7 downto 0) mand(7 downto 0) mand(index) 0') then	<pre>then   &lt;= DW_REGISTER;   &lt;= DW_IDLE;   &lt;= (others =&gt; '0');</pre>
when DW_WRITE_BACK = Write Data Back dac_write_i2c_comm dac_write_i2c_comm dac_write_i2c_comm dac_write_i2c_comm DW_STATE_RETURN DW_STATE  when DW_NEXT_REGISTE if (w_fifo_ctr < x w_fifo_ctr next_token_dac_w DW_STATE else i2c_lock_2_clear DW_STATE end if;	to FIFO and(31 downto 16) and(15 downto 8) and(7 downto 6) and(5 downto 0)  ER => "80") then	<pre>&lt;= x"bf08"; &lt;= x"2a"; DAC Reg 42 &lt;= (others =&gt; '0'); &lt;= dac_ram(index); &lt;= DW_NEXT_REGISTER; &lt;= DW_WAIT_DONE;  &lt;= w_fifo_ctr + 1; &lt;= '1'; &lt;= DW_REGISTER; &lt;= '1'; &lt;= DW_IDLE;</pre>
when DW_WAIT_DONE => if (i2c_command_do DW_STATE		<= DW_WAIT_DONE;

```
stdin
Nov 25, 13 3:21
                                                                  Page 114/185
           else
            DW_STATE
                                                <= DW_STATE_RETURN;</pre>
          end if;
      end case;
   end if;
  end if;
end process PROC_WRITE_DAC_REGISTERS;
nx timer 1: nx timer
  generic map (
    CTR_WIDTH => 32
  port map (
    CLK_IN
                   => CLK_IN,
               => RESET_IN,
    RESET IN
    TIMER_START_IN => wait_timer_init,
    TIMER_DONE_OUT => wait_timer_done
    );
PROC_I2C_ONLINE: process(CLK_IN)
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1' ) then
      i2c_online_command
                             <= (others => '0');
      i2c_online_o
                             <= '0';
                             <= '0';
      i2c_lock_3_clear
      wait_timer_init
                             <= (others => '0');
      R STATE
                             <= R TIMER RESTART;
     else
      i2c_online_command
                             <= (others => '0');
      i2c lock 3 clear
                             <= '0';
      wait_timer_init
                             <= (others => '0');
      case R_STATE is
        when R_TIMER_RESTART =>
          wait timer init
                                             <= x"1dcd 6500"; -- 5s
          R_STATE
                                             <= R IDLE;
        when R IDLE =>
          if (wait_timer_done = '1') then
            R_STATE
                                             <= R_READ_DUMMY;
          else
            R_STATE
                                             <= R_IDLE;
          end if;
        when R_READ_DUMMY =>
          i2c_online_command(31 downto 16)
                                             <= x"ff08";
          i2c_online_command(15 downto 8)
                                             <= x"lf"; -- Dummy register
          i2c_online_command(7 downto 0)
                                             <= (others => '0');
          if (i2c\_lock\_3 = '0') then
            R_STATE
                                             <= R_READ_DUMMY;
          else
            R_STATE
                                             <= R_WAIT_DONE;
          end if;
        when R_WAIT_DONE =>
          if (i2c_command_done = '0') then
            R STATE
                                             <= R WAIT DONE;
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 115/185
           else
             i2c_online_o
                                               <= not i2c error;
             i2c_lock_3_clear
                                               <= '1';
             R STATE
                                               <= R TIMER RESTART;
           end if;
       end case;
     end if;
  end if;
end process PROC_I2C_ONLINE;
PROC I2C STATUS: process(CLK IN)
begin
  if ( rising edge (CLK IN) ) then
     if ( RESET IN = '1' ) then
       i2c_update_memory_p <= '0';</pre>
       i2c disable memory
                             <= '0';
       i2c online t
                             \leq (others \Rightarrow '0');
       i2c_reg_reset_clear <= '0';
       i2c reg reset clear <= '0';
       -- Shift Online
       i2c online t(0)
                             <= i2c online o;
       for I in 1 to 7 loop
        i2c online t(I)
                             \leq i2c online t(I - 1);
       end loop;
       if (i2c_update_memory_r = '1') then
         i2c update memory p
                                   <= '1';
         i2c_disable_memory
                                   <= '0';
       else
         case i2c_online_t(7 downto 6) is
           when "00" =>
             i2c update memory p <= '0';
             i2c_disable_memory
                                    <= '1';
           when "10" =>
                                   <= '0';
             i2c_update_memory_p
             i2c disable memory
                                    <= '1';
           when "01" =>
             i2c_update_memory_p <= '1';</pre>
             i2c disable memory
                                   <= '0';
           when "11" =>
             if (i2c_reg_reset_in_s = '1' and I2C_REG_RESET_IN = '0') then
               i2c_update_memory_p <= '1';</pre>
               i2c_reg_reset_clear <= '1';
             else
               i2c_update_memory_p <= '0';</pre>
             end if;
             i2c_disable_memory <= '0';
         end case;
       end if;
     end if;
  end if;
end process PROC_I2C_STATUS;
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 116/185
pulse delay_1: pulse_delay
  generic map (
    DELAY => 1000000
  port map (
    CLK IN => CLK IN,
    RESET IN => RESET IN.
    PULSE IN => i2c update memory p,
    PULSE OUT => i2c update memory
PROC REG RESET: process(CLK IN)
begin
  if ( rising edge (CLK IN) ) then
    if( RESET_IN = '1' ) then
      i2c reg reset in s <= '0';
      if (i2c reg reset clear = '1') then
        i2c_reg_reset_in_s <= '0';
      elsif(I2C_REG_RESET_IN = '1') then
        i2c reg reset in s <= '1';
      end if;
     end if;
  end if;
end process PROC_REG_RESET;
PROC_SLAVE_BUS: process(CLK_IN)
                                                      := 0;
  variable index
                      : integer
begin
  if( rising_edge(CLK_IN) ) then
    if ( RESET IN = '1' ) then
      slv data out o
                             <= (others => '0');
       slv no more data o
                             <= '0';
       slv unknown addr o
                             <= '0';
       slv ack o
                             <= '0';
      ram data 0
                             <= (others => '0');
      ram index 0
                             <= 0;
      ram_write_0
                             <= '0';
      i2c read token r
                             <= (others => '0');
      dac_ram_data_0
                             <= (others => '0');
      dac_ram_index_0
                             <= 0;
                             <= '0';
      dac ram write 0
      dac_read_token_r
                             <= (others => '0');
                             <= '0';
      i2c_update_memory_r
      nxyter_clock
                             <= (others => '0');
      nxyter_polarity
                             <= (others => '0');
      nxyter_testtrigger
                             <= (others => '0');
      nxyter testpulse
                             <= (others => '0');
      nxyter_testchannels
                             <= (others => '0');
     else
      slv_data_out_o
                             <= (others => '0');
      slv_unknown_addr_o
                             <= '0';
                             <= '0';
      slv_no_more_data_o
      ram_data_0
                             <= (others => '0');
      ram_index_0
                             <= 0;
                             <= '0';
      ram write 0
```

Nov 25, 13 3:21	stdin	Page 117/185
i2c_read_token_r	<= (others => '0');	<u> </u>
dac_ram_data_0 dac_ram_index_0 dac_ram_write_0 dac_read_token_r i2c_update_memory_r nxyter_clock nxyter_polarity nxyter_testtrigger nxyter_testpulse nxyter_testchannels	<pre>&lt;= (others =&gt; '0'); &lt;= 0; &lt;= '0'; &lt;= (others =&gt; '0'); &lt;= '0'; &lt;= (others =&gt; '0'); &lt;= (others =&gt; '0');</pre>	
index := to_integ	x"0000" and SLV_ADDR_IN er(unsigned(SLV_ADDR_IN emory = '0') then <= index;	
Write value to index := to_integ	er(unsigned(SLV_ADDR_IN emory = '0') then <= index; <= SLV_DATA	
else case SLV_ADDR_IN when x"0050" => Nxyter Clo if (i2c_disab nxyter_cloc nxyter_cloc end if; slv_ack_o		_IN(0);
when x"0051" => Nxyter Pol if (i2c_disab nxyter_pola nxyter_pola end if; slv_ack_o		_IN(0);
when x"0053" => Nxyter Tes if (i2c_disab nxyter_test nxyter_test end if; slv_ack_o		_IN(0);
when x"0054" => Nxyter Tes if (i2c_disab		

```
stdin
Nov 25, 13 3:21
                                                                    Page 118/185
                 nxyter_testtrigger(0) <= SLV_DATA_IN(0);</pre>
                 nxyter_testtrigger(1) <= '1';</pre>
               end if;
               slv ack o
                                         <= '1';
             when x"0055" =>
               -- Nxyter Testtrigger
               if (i2c disable memory = '0') then
                 nxyter testchannels(1 downto 0) <= SLV DATA IN(1 downto 0);
                 nxvter testchannels(2) <= '1';
               end if;
               slv ack o
                                         <= '1';
             when x"0060" =>
               if (i2c disable memory = '0') then
                 i2c read token r
                                         <= (others => '1');
               end if;
               slv ack o
                                         <= '1';
             when x"0061" =>
               if (i2c_disable_memory = '0') then
                 dac read token r
                                         <= (others => '1');
               end if;
               slv_ack_o
                                         <= '1';
             when x"0062" =>
               if (i2c_disable_memory = '0') then
                 i2c_update_memory_r
                                         <= '1';
               end i\bar{f};
               slv_ack_o
                                         <= '1';
             when others =>
               slv_unknown_addr_o
                                         <= '1';
               slv ack o
                                         <= '0';
           end case;
         end if;
       elsif (SLV_READ_IN = '1') then
         if (SLV \overline{ADDR} IN >= x"0000" and SLV \overline{ADDR} IN < x"002e") then
           index := to integer(unsigned(SLV ADDR IN(5 downto 0)));
           if (i2c_disable_memory = '0') then
             slv_data_out_o(7 downto 0)
                                              <= i2c ram(index);
             slv data out o(28 downto 8)
                                              <= (others => '0');
             slv_data_out_o(29)
                                              <=
               not register_access_type(index);
             slv data out o(30)
                                              <= i2c_read_token(index);
             slv_data_out_o(31)
                                              <= i2c_write_token(index);
           else
             slv_data_out_o(31 downto 0)
                                              <= (others => '1');
           end if;
           slv_ack_o
                                              <= '1';
         elsif (SLV_ADDR_IN >= x"0100" and SLV_ADDR_IN <= x"0180") then
           index := to_integer(unsigned(SLV_ADDR_IN(7 downto 0)));
           if (i2c_disable_memory = '0') then
             slv_data_out_o(5 downto 0)
                                              <= dac_ram(index);
             slv_data_out_o(31 downto 6)
                                              <= (others => '0');
             slv data out o(30)
                                              <= dac read token(index);
             slv_data_out_o(31)
                                              <= dac_write_token(index);
           else
             slv data out o(31 downto 0)
                                              <= (others => '1');
```

Nov 25, 13 3:21	stdin		Page 119/185
_	if;	.1.	
slv	_ack_o	<= '1';	
else	o CLV ADDD IN ia		
	e SLV_ADDR_IN is hen x"0050" =>		
	Nxyter Clock	+hon	
	<pre>if (i2c_disable_memory = '0')     slv_data_out_o(0)</pre>	<= i2c_ram(33)(3);	
	<pre>slv_data_out_o(31 downto 1) else</pre>		
	slv_data_out_o(31 downto 0)	<= (others => '1');	
	end if;	<= '1';	
	slv_ack_o	<b>\-</b> 1 <i>I</i>	
W	hen x"0051" => Nxyter Polarity		
	if (i2c_disable_memory = '0')	then	
	slv_data_out_o(0)	<= i2c_ram(33)(2);	
	<pre>slv_data_out_o(31 downto 1) else</pre>	<= (Others => 0 );	
	<pre>slv_data_out_o(31 downto 0) end if;</pre>	<= (others => '1');	
	slv_ack_o	<= '1';	
7.2	hen x"0052" =>		
w	Nxyter Testpulse Polarity		
	if (i2c_disable_memory = '0')	then <= i2c_ram(32)(2);	
	slv_data_out_o(0) slv_data_out_o(31 downto 1)		
	<pre>else     slv_data_out_o(31 downto 0)</pre>	<= (others => '1'):	
	end if;		
	slv_ack_o	<= '1';	
w	hen x"0053" =>		
	<pre> Nxyter Testpulse if (i2c_disable_memory = '0')</pre>	then	
	slv_data_out_o(0)	<= i2c_ram(32)(0);	
	<pre>slv_data_out_o(31 downto 1) else</pre>	<= (others => '0');	
	slv_data_out_o(31 downto 0)	<= (others => '1');	
	<pre>end if; slv_ack_o</pre>	<= '1';	
W	hen x"0054" => Nxyter Testtrigger		
	<pre>if (i2c_disable_memory = '0')</pre>		
	<pre>slv_data_out_o(0) slv_data_out_o(31 downto 1)</pre>	<= i2c_ram(32)(3); <= (others => '0');	
	else		
	<pre>slv_data_out_o(31 downto 0) end if;</pre>	<= (others => '1');	
	slv_ack_o	<= '1';	
w	hen x"0055" =>		
	Nxyter Testpulse Channels	than	
	<pre>if (i2c_disable_memory = '0')     slv_data_out_o(1 downto 0)</pre>		nto 0);
	slv_data_out_o(31 downto 2)		
	<pre>else     slv_data_out_o(31 downto 0)</pre>	<= (others => '1');	
		· · · · · · · · · · · · · · · · · · ·	

```
stdin
 Nov 25, 13 3:21
                                                                     Page 120/185
                end if;
                slv_ack_o
                                               <= '1';
              when x"0056" =>
                -- I2C Online
                slv data out o(0)
                                              <= i2c online o;
                slv_data_out_o(31 downto 2) <= (others => '0');
                slv ack o
                                               <= '1';
              when others =>
                                              <= '1';
                slv_unknown_addr_o
                                              <= '0';
                slv ack o
            end case;
          end if;
        else
          slv_ack_o
                                            <= '0';
        end if;
      end if;
    end if;
  end process PROC SLAVE BUS;
  -- Output Signals
  I2C_COMMAND_OUT <= i2c_command_o;</pre>
  I2C_LOCK_OUT
I2C_ONLINE_OUT
                       <= i2c_command_busy_o;
                       <= i2c_online_o;
  SPI_COMMAND_OUT
                       <= (others => '0');
  SPI LOCK OUT
                       <= '0';
  -- Slave Bus
  SLV DATA OUT
                       <= slv_data_out_o;
  SLV NO MORE DATA OUT <= slv no more data o;
  SLV_UNKNOWN_ADDR_OUT <= slv_unknown_addr_o;</pre>
 SLV ACK OUT
                       <= slv ack o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity nx_timer is
 generic (
    CTR_WIDTH : integer range 2 to 32 := 12;
    STEP_SIZE : integer range 1 to 100 := 1
    );
 port(
                       : in
                                 std_logic;
    CLK_IN
    RESET_IN
                       : in std_logic;
   TIMER_START_IN : in unsigned(CTR_WIDTH - 1 downto 0);
TIMER_DONE_OUT : out std_logic
    );
end entity;
architecture Behavioral of nx_timer is
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 121/185
 -- Timer
                       : unsigned(CTR_WIDTH - 1 downto 0);
 signal timer_ctr_x
 signal timer ctr
                       : unsigned(CTR WIDTH - 1 downto 0);
 signal timer_done_o : std_logic;
 type STATES is (S IDLE,
                 S COUNT
                 );
 signal STATE, NEXT STATE : STATES;
begin
 PROC_TIMER_TRANSFER: process(CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
     if( RESET_IN = '1' ) then
       timer_ctr <= (others => '0');
       STATE
                     <= S IDLE;
     else
       timer ctr
                      <= timer_ctr_x;
       STATE
                      <= NEXT STATE;
     end if;
   end if;
 end process PROC TIMER TRANSFER;
 PROC_TIMER: process(STATE,
                     TIMER START IN,
                     timer_ctr
 begin
   case STATE is
     when S IDLE =>
       timer done o
                         <= '0';
       if (TIMER START IN > 0) then
         timer ctr x
                       <= TIMER START IN - 1;
         NEXT STATE
                         <= S COUNT;
       else
         timer ctr x
                         <= (others => '0');
         NEXT STATE
                         <= S IDLE;
       end if;
     when S COUNT =>
       if (timer_ctr > to_unsigned(STEP_SIZE - 1, CTR_WIDTH)) then
         timer_ctr_x <= timer_ctr - to_unsigned(STEP_SIZE, CTR_WIDTH);</pre>
         timer done o <= '0';
         NEXT_STATE
                        <= S_COUNT;
       else
                         <= (others => '0');
         timer_ctr_x
         timer_done_o <= '1';</pre>
         NEXT STATE
                         <= S_IDLE;
       end if;
   end case;
 end process PROC_TIMER;
 -- Output Signals
```

```
stdin
 Nov 25, 13 3:21
                                                                     Page 122/185
 TIMER_DONE_OUT <= timer_done_o;</pre>
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter components.all;
entity nxyter_timestamp_sim is
 port(
    CLK IN
                         : in std logic; -- Clock 128MHz
    RESET IN
                         : in std logic;
   TIMESTAMP OUT
                        : out std_logic_vector(7 downto 0);
    CLK128 OUT
                         : out std logic
    );
end entity;
architecture Behavioral of nxyter_timestamp_sim is
 signal timestamp_n
                      : std_logic_vector(7 downto 0);
 signal timestamp_g : std_logic_vector(7 downto 0);
 signal counter
                        : unsigned(1 downto 0);
                     : unsigned(1 downto 0);
: unsigned(1 downto 0);
: unsigned(1 downto 0);
 signal counter2
 signal counter3
begin
  PROC NX TIMESTAMP: process(CLK IN)
    if (rising_edge(CLK_IN)) then
      if ( RESET IN = '1' ) then
        timestamp n <= (others => '0');
        counter
                 <= (others => '0');
        counter2 <= (others => '0');
        counter3 <= (others => '0');
      else
        if (counter3 /= 0) then
          case counter is
            when "11" => timestamp_n <= x"06";
                         counter3 <= counter3 + 1;
            when "10" => timestamp n <= x"7f";
            when "01" => timestamp n <= x"7f";
            when "00" => timestamp n <= x"7f";
          end case;
        61 66
          case counter is
            when "11" =>
                                       <= '0';
              timestamp_n(7)
              timestamp_n(6 downto 4) <= (others => '0');
              timestamp n(3 downto 0) <= counter2;
              counter3 <= counter3 + 1;
            when "10" =>
```

```
stdin
 Nov 25, 13 3:21
                                                                    Page 123/185
              timestamp_n(7)
                                       <= '0';
              timestamp_n(6 downto 4) <= (others => '0');
              timestamp_n(3 downto 0) <= counter2;
            when "01" =>
              timestamp n(7)
                                       <= '0';
              timestamp n(6 downto 4) <= (others => '0');
              timestamp n(3 downto 0) <= counter2;
            when "00" =>
              timestamp n(7)
                                       <= '0';
              timestamp n(6 downto 4) <= (others => '0');
              timestamp n(3 downto 0) <= counter2;
          counter2 <= counter2 + 1;
        end if;
        counter <= counter + 1;
      end if;
    end if;
  end process PROC NX TIMESTAMP;
     Gray_Encoder_1: Gray_Encoder
       generic map (
        WIDTH => 8
       port map (
        CLK_IN
                 => CLK_IN,
         RESET_IN => RESET_IN,
         BINARY IN => timestamp n,
         GRAY_OUT => timestamp_g
         );
   timestamp_g <= timestamp_n;</pre>
-- Output Signals
 TIMESTAMP OUT <= timestamp n;
 CLK128 OUT
              <= CLK IN;
end Behavioral;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.nxyter_components.all;
entity nx_trigger_generator is
 port (
   CLK_IN
                        : in std_logic;
                        : in std logic;
   RESET IN
   NX_MAIN_CLK_IN
                        : in std_logic;
                         : in std_logic; -- must be in NX_MAIN_CLK_DOMAIN
   TRIGGER IN
                        : out std_logic;
   TRIGGER_OUT
   TS_RESET_OUT
                        : out std_logic;
                        : out std logic;
   TESTPULSE OUT
   TEST_IN
                        : in std_logic_vector(31 downto 0);
    -- Slave bus
```

```
stdin
 Nov 25, 13 3:21
                                                                   Page 124/185
   SLV_READ_IN
                         : in std_logic;
   SLV WRITE IN
                        : in std logic;
                        : out std_logic_vector(31 downto 0);
   SLV DATA OUT
   SLV DATA IN
                        : in std logic vector(31 downto 0);
                        : in std_logic_vector(15 downto 0);
   SLV_ADDR_IN
                        : out std logic;
   SLV ACK OUT
   SLV NO MORE DATA OUT : out std logic;
   SLV UNKNOWN ADDR OUT : out std logic;
   -- Debug Line
   DEBUG OUT
                        : out std_logic_vector(15 downto 0)
end entity;
architecture Behavioral of nx trigger generator is
 signal trigger
                            : std logic;
 signal start cycle
                            : std logic;
 signal trigger_cycle_ctr : unsigned(7 downto 0);
 signal wait_timer_init : unsigned(15 downto 0);
 signal wait_timer_done
                            : std_logic;
                            : std_logic;
 signal trigger o
 signal ts_reset_o
                            : std_logic;
 signal testpulse_p
                            : std_logic;
 signal testpulse o
                            : std logic;
 signal extern_trigger
                            : std_logic;
  type STATES is (S_IDLE,
                 S_WAIT_TESTPULSE_END
                 );
 signal STATE : STATES;
  -- Rate Calculation
 signal testpulse
                                 : std logic;
 signal testpulse_rate_t
                                 : unsigned(27 downto 0);
 signal rate timer
                                 : unsigned(27 downto 0);
 -- TRBNet Slave Bus
 signal sly data out o
                                 : std logic vector(31 downto 0);
 signal slv no more data o
                                 : std logic;
 signal slv unknown addr o
                                 : std logic;
 signal slv_ack_o
                                 : std_logic;
  signal reg_trigger_period
                                 : unsigned(15 downto 0);
 signal reg_testpulse_length
                                 : unsigned(11 downto 0);
 signal reg_trigger_num_cycles : unsigned(7 downto 0);
 signal reg ts reset on
                                 : std logic;
                                 : unsigned(27 downto 0);
 signal testpulse_rate
 signal test debug
                                 : std_logic;
begin
  -- Debug Line
 DEBUG OUT(0)
                        <= CLK IN;
 DEBUG OUT(1)
                        <= TRIGGER IN;
 DEBUG_OUT(2)
                        <= trigger;
 DEBUG_OUT(3)
                        <= start_cycle;
 DEBUG OUT(4)
                        <= wait timer done;
 DEBUG_OUT(5)
                        <= ts_reset_o;
 DEBUG_OUT(6)
                        <= testpulse_o;
 DEBUG OUT(7)
                        <= testpulse;
```

```
stdin
Nov 25, 13 3:21
                                                              Page 125/185
DEBUG_OUT(8)
                      <= test_debug;
DEBUG_OUT(15 downto 9) <= (others => '0');
PROC TEST DEBUG: process(CLK IN)
begin
  if ( rising edge (CLK IN) ) then
    if (RESET IN = '1') then
      test debug <= '0';
      if (TEST IN = x"7f7f7f06" or TEST IN = x"0000 0000") then
        test debug <= '0';
        test debug <= '1';
      end if;
    end if;
  end if;
end process PROC TEST DEBUG;
-- Timer
nx_timer_1: nx_timer
  generic map (
    CTR WIDTH => 16
  port map (
    CLK IN
                  => NX MAIN CLK IN,
    RESET IN
                => RESET_IN,
    TIMER_START_IN => wait_timer_init,
    TIMER DONE OUT => wait timer done
    );
-- Generate Trigger
______
level_to_pulse_1: level_to_pulse
  port map (
    CLK IN => NX MAIN CLK IN,
    RESET IN => RESET IN,
    LEVEL IN => TRIGGER IN.
    PULSE OUT => trigger
    );
PROC_TESTPULSE_OUT: process(NX_MAIN_CLK_IN)
  if( rising_edge(NX_MAIN_CLK_IN) ) then
    if (RESET_IN = '1') then
      trigger_o
                       <= '0';
      testpulse_p
                       <= '0';
                       <= '0';
      testpulse_o
                       <= '0';
      ts reset o
      wait_timer_init <= (others => '0');
      trigger_cycle_ctr <= (others => '0');
      extern trigger <= '0';
      STATE
                       <= S_IDLE;
    else
      trigger_o
                     <= '0';
                      <= '0';
      testpulse_p
                      <= '0';
      testpulse_o
      ts_reset_o
                       <= '0';
      wait_timer_init <= (others => '0');
      case STATE is
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 126/185
        when S_IDLE =>
          if (trigger = '1') then
                                             <= '1';
            extern trigger
                                             <= '1';
            testpulse p
                                             <= '1';
            testpulse_o
            if (reg testpulse length > 1) then
              wait timer init(11 downto 0) <= reg testpulse length - 1;</pre>
              wait timer init(15 downto 12) <= (others => '0');
                                            <= S WAIT TESTPULSE END;
              STATE
            else
              STATE
                                             <= S IDLE;
            end if;
          else
            extern trigger
                                             <= '0';
            STATE
                                             <= S IDLE;
          end if;
        when S WAIT TESTPULSE END =>
          if (wait timer done = '0') then
            testpulse o
                                             <= '1';
            STATE
                                             <= S_WAIT_TESTPULSE_END;
          else
            STATE
                                             <= S IDLE;
          end if;
      end case;
    end if;
  end if;
end process PROC_TESTPULSE_OUT;
-- Transfer testpulse o to CLK IN Domain
pulse_dtrans_1: pulse_dtrans
  generic map (
    CLK RATIO => 4
  port map (
    CLK A IN => NX MAIN CLK IN,
    RESET A IN => RESET IN,
    PULSE A_IN => testpulse_p,
    CLK B IN => CLK IN,
    RESET B IN => RESET IN,
    PULSE_B_OUT => testpulse
    );
PROC_CAL_RATES: process (CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if (RESET_IN = '1') then
                                <= (others => '0');
      testpulse rate t
      testpulse_rate
                              \leq (others => '0');
      rate timer
                               <= (others => '0');
     else
      if (rate timer < x"5f5e100") then
        if (testpulse = '1') then
          testpulse_rate_t
                               <= testpulse_rate_t + 1;</pre>
        end if;
        rate_timer
                              <= rate_timer + 1;</pre>
       else
                                <= testpulse rate t;
        testpulse rate
        testpulse_rate_t
                               <= (others => '0');
                                <= (others => '0');
        rate_timer
      end if;
```

Nov 25, 13 3:21	stdin		Page 127/185
end if;	Stani		1 age 121/103
end if;	TEC:		
end process PROC_CAL_RA	IES/		
TRBNet Slave Bus			
slv_ack_o else slv_unknown_addr_ slv_no_more_data	N) ) then ) then d <= x"00ff"; ycles <= x"01"; gth <= x"001";		
if (SLV_WRITE_IN case SLV_ADDR_I when x"0000" if (unsigne reg_testp	= '1') then N is => d(SLV_DATA_IN(11 do ulse_length d(SLV_DATA_IN(11 do	ownto 0)) > 0) then	
when others = slv_unknown slv_ack_o end case;	_addr_o	<= '1'; <= '0';	
std_logic	<pre>N is =&gt; t_o(11 downto 0) &lt; _vector(reg_testpul t_o(31 downto 12) </pre>	lse_length);	
	t_o(27 downto 0) < t_o(31 downto 28) <	<pre>&lt;= std_logic_vector(tes &lt;= (others =&gt; '0'); &lt;= '1';</pre>	tpulse_rate);
when others = slv_unknown slv_ack_o end case;	_addr_o	<= '1'; <= '0';	
else slv_ack_o	•	<= '0';	

Nov 25, 13 3:21	stdin	Page 128/185
end if; end if; end if; end process PROC_SLAVE_BUS;		
Output Signals		
Trigger Output TRIGGER_OUT <= trigg TS_RESET_OUT <= ts_re TESTPULSE_OUT <= testp	ger_o; sset_o; pulse_o;	
Slave Bus  SLV_DATA_OUT <= slv_c  SLV_NO_MORE_DATA_OUT <= slv_r  SLV_UNKNOWN_ADDR_OUT <= slv_u  SLV_ACK_OUT <= slv_a	no_more_data_o; nnknown_addr_o;	
<pre>end Behavioral; library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;</pre>		
library work; use work.nxyter_components.all;		
entity nx_trigger_handler is port ( CLK_IN RESET_IN NX_MAIN_CLK_IN	<pre>: in std_logic; : in std_logic; : in std_logic;</pre>	
NXYTER_OFFLINE_IN	: in std_logic;	
LVL1_VALID_NOTIMING_TRG_IN	: in std_logic; The raw tim: : in std_logic; Data Trigger : in std_logic; Timin Trigger : in std_logic; calibration reference times to the clean control of the control of	trigger w/o ime
	: in std_logic_vector(3 downto : in std_logic_vector(15 downto : in std_logic_vector(7 downto : in std_logic_vector(23 downto : in std_logic_vector(15 downto	
EEE TO DELEACE OUT	: out std_logic; : out std_logic_vector(31 downt	
Internal FPGA Trigger INTERNAL_TRIGGER_IN	: in std_logic;	
Trigger FeedBack TRIGGER_VALIDATE_BUSY_IN LVL2_TRIGGER_BUSY_IN	: in std_logic; : in std_logic;	
OUT VALID_TRIGGER_OUT	: out std_logic;	

Nov 25, 13 3:21	stdin	Page 129/185
TIMESTAMP_TRIGGER_OUT LVL2_TRIGGER_OUT FAST_CLEAR_OUT TRIGGER_BUSY_OUT	: out std logic;	1 490 120/100
LVL2_TRIGGER_OUT	: out std_logic;	
FAST_CLEAR_OUT	: out std_logic;	
TRIGGER_BUSY_OUT	: out std_logic;	
Pulser TRIGGER_TESTPULSE_OUT	: out std_logic;	
Clarra bug		
Slave bus SLV READ IN	: in std logic;	
SLV_WRITE_IN	: in std_logic;	
SLV_DATA_OUT	: out std_logic_vector(31 downt	to 0);
SLV_DATA_IN	: in std_logic_vector(31 downt	to U);
SLV_ACK_OUT	: out std_logic;	
SLV_NO_MORE_DATA_OUT	: out std_logic;	
SLV_UNKNOWN_ADDR_OUT	<pre>: in std_logic; : in std_logic; : out std_logic_vector(31 downt) : in std_logic_vector(31 downt) : in std_logic_vector(15 downt) : out std_logic; : out std_logic; : out std_logic;</pre>	
Debug Line		
DEBUG_OUT	: out std_logic_vector(15 downt	to 0)
); end entity;		
architecture Behavioral of nx_	trigger handler is	
	33 - 2 - 3 - 3 - 3	
Timing Trigger Handler constant NUM FF	: integer := 10;	
signal timing_trigger_ff_p signal timing_trigger_ff signal timing_trigger_l	: std_logic_vector(1 downt	to 0);
signal timing_trigger_ff	: std_logic_vector(NUM_FF	- 1 downto 0);
signal timing_trigger_l	: std_logic;	
signal timing_trigger set	: std_logic;	
signal timestamp_trigger	: std_logic;	
signal timestamp_trigger_o	<pre>std_logic_vector(1 downt std_logic_vector(NUM_FF std_logic; std_logic; std_logic; std_logic; std_logic; std_logic; std_logic;</pre>	
signal invalid_timing_trigge	er_n : std_logic;	
signal invalid_timing_trigge	er : std_logic;	
signal invalid_timing_trigge	er_ctr : unsigned(15 downto 0);	
signal trigger_busy	: std_logic;	
signal fast_clear	: std_logic;	
type TS_STATES is (TS_IDLE,	AND DEMING EDUCATE	
	'ALID_TIMING_TRIGGER, 'D_TRIGGER,	
TS_WAIT_T	RIGGER_END	
); signal TS_STATE : TS_STATES;		
signal ts_wait_timer_reset	<pre>: std_logic; : unsigned(7 downto 0); : std_logic;</pre>	
signal ts_wait_timer_init signal ts_wait_timer_done	<pre>. unsigned(/ downto 0); : std logic;</pre>	
2-5	204_10510.	
Trigger Handler		
signal valid_trigger_o	: std_logic;	
signal lvl2_trigger_o	: std_logic;	
signal tast_clear_o	: std_logic; : std_logic:	
signal fee_trq release o	: std_logic;	
signal fee_trg_statusbits_o	<pre>: std_logic; : std_logic_vector(31 down) : std_logic;</pre>	nto 0);
signal send_testpulse_l	: std_logic;	

```
stdin
 Nov 25, 13 3:21
                                                                      Page 130/185
 signal send_testpulse
                                     : std_logic;
 type STATES is (S IDLE,
                  S CTS TRIGGER,
                  S_WAIT_TRG_DATA_VALID,
                  S_WAIT_LVL2_TRIGGER_DONE,
                  S FEE TRIGGER RELEASE,
                  S WAIT FEE_TRIGGER_RELEASE_ACK,
                  S_INTERNAL_TRIGGER,
                  S WAIT TRIGGER VALIDATE ACK,
                  S_WAIT_TRIGGER_VALIDATE_DONE
 signal STATE : STATES;
 -- Testpulse Handler
 type T_STATES is (T_IDLE,
                    T_WAIT_TIMER,
                    T SET TESTPULSE
                    );
 signal T_STATE : T_STATES;
 signal trigger_testpulse_o
                                     : std_logic;
 signal wait_timer_reset
                                     : std_logic;
                                     : unsigned(11 downto 0);
 signal wait timer init
 signal wait_timer_done
                                      : std_logic;
 -- Rate Calculation
 signal accepted_trigger_rate_t
                                      : unsigned(27 downto 0);
 signal rate_timer
                                      : unsigned(27 downto 0);
 -- TRBNet Slave Bus
                                      : std_logic_vector(31 downto 0);
 signal slv_data_out_o
 signal slv no more data o
                                     : std logic;
 signal slv_unknown_addr_o
                                     : std_logic;
 signal slv_ack_o
                                      : std logic;
 signal reg testpulse delay
                                     : unsigned(11 downto 0);
 signal reg_testpulse_enable
                                     : std_logic;
 signal accepted_trigger_rate
                                     : unsigned(27 downto 0);
 signal invalid_t_trigger_ctr_clear : std_logic;
begin
  -- Debug Line
 DEBUG_OUT(0)
                          <= CLK IN;
 DEBUG_OUT(1)
                          <= TIMING_TRIGGER_IN;
 DEBUG_OUT(2)
                          <= invalid_timing_trigger; --timing_trigger_l;</pre>
 DEBUG_OUT(3)
                          <= LVL1_VALID_TIMING_TRG_IN;</pre>
 DEBUG_OUT(4)
                          <= LVL1_TRG_DATA_VALID_IN;</pre>
 DEBUG_OUT(5)
                          <= INTERNAL_TRIGGER_IN;</pre>
 DEBUG_OUT(6)
                          <= TRIGGER_VALIDATE_BUSY_IN;</pre>
 DEBUG_OUT(7)
                          <= LVL2_TRIGGER_BUSY_IN;</pre>
 DEBUG_OUT(8)
                          <= valid_trigger_o;
 DEBUG_OUT(9)
                          <= lvl2_trigger_o;
                          <= '0';
 DEBUG_OUT(10)
 DEBUG_OUT(11)
                          <= fee_trg_release_o;
 DEBUG_OUT(12)
                          <= trigger_busy_o;
                          <= timestamp trigger;
 DEBUG OUT(13)
 DEBUG_OUT(14)
                          <= send_testpulse;
                          <= trigger_testpulse_o;
 DEBUG_OUT(15)
```

Nov 25, 13 3:21	stdin	Page 131/18
<pre>PROC_TIMING_TRIGGER_HANDLE   constant pattern : std_l   := (others =&gt; '1');</pre>	R: process(NX_MAIN_CLK_IN ogic_vector(NUM_FF - 1 do	
begin if( rising_edge(NX_MAIN_ timing_trigger_ff_p(1)		ING_TRIGGER_IN;
if $(RESET_IN = '1')$ th	en	
timing_trigger_l	0)	hers => '0');
else timing_trigger_ff_p( timing_trigger_ff(NU		<pre>ing_trigger_ff_p(1); ing_trigger_ff_p(0);</pre>
<pre>for I in NUM_FF - 2     timing_trigger_ff( end loop;</pre>		ing_trigger_ff(I + 1);
if (timing_trigger_f	f = pattern) then <= '1'	
timing_trigger_l else	<= '0'	
<pre>timing_trigger_l   end if; end if;</pre>	<= '0'	i
end if; end process PROC_TIMING_TR	IGGER_HANDLER;	
<pre>level_to_pulse_1: level_to port map (    CLK_IN =&gt; NX_MAIN_C    RESET_IN =&gt; RESET_IN,    LEVEL_IN =&gt; timing_tr    PULSE_OUT =&gt; timing_tr    );</pre>	LK_IN,	
Timer nx_timer_2: nx_timer generic map (     CTR_WIDTH => 8		
) port map ( CLK_IN => NX_M		
PROC_TIMING_TRIGGER_HANDLE begin	R: process(NX_MAIN_CLK_IN	)
	fast_clear = '1') then	
<pre>invalid_timing_trigg ts_wait_timer_init ts_wait_timer_reset send_testpulse</pre>	er_n <= '1';	;
timestamp_trigger TS_STATE else	<= '0'; <= TS_IDLE;	

```
stdin
Nov 25, 13 3:21
                                                                   Page 132/185
      invalid_timing_trigger_n
                                 <= '0';
                                  <= (others => '0');
       ts_wait_timer_init
                                  <= '0';
      ts wait timer reset
                                  <= '0';
      send testpulse
                                  <= '0';
      timestamp_trigger
       case TS STATE is
        when TS IDLE =>
          if (timing trigger = '1') then
            if (trigger busy = '0') then
              if (reg_testpulse_enable = '1') then
                                      <= '1';
                send testpulse
              end if;
              timestamp_trigger
                                      <= '1';
              ts_wait_timer_init
                                      \leq x"20";
              TS STATE
                                      <= TS WAIT VALID TIMING TRIGGER;
            else
                                      <= TS INVALID TRIGGER;
              TS STATE
            end if;
          else
            TS STATE
                                       <= TS_IDLE;
           end if;
        when TS_WAIT_VALID_TIMING_TRIGGER =>
          if (trigger_busy = '1') then
            TS_STATE
                                       <= TS_WAIT_TRIGGER_END;
          else
            if (ts_wait_timer_done = '0') then
              ts_wait_timer_reset
                                      <= '1';
              TS_STATE
                                       <= TS_WAIT_VALID_TIMING_TRIGGER;</pre>
            else
              ts_wait_timer_reset
                                      <= '1';
              TS_STATE
                                       <= TS_INVALID_TRIGGER;
            end if;
          end if;
        when TS INVALID TRIGGER =>
           invalid timing trigger n
                                       <= '1';
          TS STATE
                                       <= TS IDLE;
        when TS_WAIT_TRIGGER_END =>
          if (trigger_busy = '0') then
            TS STATE
                                       <= TS IDLE;
          else
            TS STATE
                                       <= TS_WAIT_TRIGGER_END;
          end if;
      end case;
    end if;
  end if;
end process PROC_TIMING_TRIGGER_HANDLER;
PROC_TIMING_TRIGGER_COUNTER: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if (RESET_IN = '1') then
      invalid_timing_trigger_ctr
                                    <= (others => '0');
      if (invalid_t_trigger_ctr_clear = '1') then
        invalid_timing_trigger_ctr <= (others => '0');
      elsif (invalid_timing_trigger = '1') then
        invalid_timing_trigger_ctr <= invalid_timing_trigger_ctr + 1;</pre>
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 133/185
      end if;
    end if;
  end if;
end process PROC TIMING TRIGGER COUNTER;
signal async trans 1: signal async trans
  port map (
    CLK IN
                => NX MAIN CLK IN,
    RESET IN => RESET IN,
    SIGNAL A IN => trigger busy o,
    SIGNAL_OUT => trigger_busy
pulse_dtrans_3: pulse_dtrans
  generic map (
    CLK RATIO => 2
  port map (
    CLK_A_IN => NX_MAIN_CLK_IN,
    RESET_A_IN => RESET_IN,
    PULSE_A_IN => fast_clear_o,
    CLK B IN => CLK IN,
    RESET_B_IN => RESET_IN,
    PULSE_B_OUT => fast_clear
    );
pulse_dtrans_2: pulse_dtrans
  generic map (
    CLK_RATIO => 4
  port map (
    CLK_A_IN
              => NX_MAIN_CLK_IN,
    RESET_A_IN => RESET_IN,
    PULSE A IN => invalid timing trigger n,
    CLK_B_IN => CLK_IN,
    RESET B IN => RESET IN.
    PULSE B OUT => invalid timing trigger
    );
PROC_TRIGGER_HANDLER: process(CLK_IN)
begin
  if( rising_edge(CLK_IN) ) then
    if (RESET IN = '1') then
      valid_trigger_o
                          <= '0';
      lvl2 trigger o
      fee_trg_release_o <= '0';
      fee_trg_statusbits_o <= (others => '0');
                        <= '()';
      fast_clear_o
      trigger_busy_o
                        <= '0';
      send_testpulse_1
                        <= '0';
      STATE
                           <= S IDLE;
    else
                           <= '0';
      valid_trigger_o
                          <= '0';
      lvl2 trigger o
      fee_trg_release_o <= '0';
      fee_trg_statusbits_o <= (others => '0');
                        <= '0';
      fast clear o
                           <= '1';
      trigger_busy_o
      send_testpulse_l
                          <= '0';
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 134/185
       if (LVL1_INVALID_TRG_IN = '1') then
         -- There was no valid Timing Trigger at CTS, do a fast clear
                                   <= '1';
         fast clear o
        fee trg release o
                                   <= '1';
        STATE
                                   <= S IDLE;
       else
        case STATE is
          when S IDLE =>
             if (LVL1 VALID NOTIMING TRG IN = '1') then
               -- Calibration Trigger .. ignore
                                    <= S_WAIT_TRG_DATA_VALID;
             elsif (LVL1_VALID_TIMING_TRG_IN = '1') then
               if (NXYTER OFFLINE IN = '0') then
                 -- Normal Trigger
                 STATE
                                    <= S CTS TRIGGER;
               else
                 -- Ignore Trigger for nxyter is offline
                 STATE
                                    <= S WAIT TRG DATA VALID;
               end if;
             elsif (INTERNAL_TRIGGER_IN = '1') then
               -- Internal Trigger, not defined yet
               STATE
                                    <= S INTERNAL TRIGGER;
             else
                                    <= '0';
               trigger_busy_o
               STATE
                                    <= S_IDLE;
             end if;
           when S_CTS_TRIGGER =>
             valid_trigger_o
                                    <= '1';
             lvl2_trigger_o
                                    <= '1';
             if (reg_testpulse_enable = '1') then
               send_testpulse_l
                                    <= '1';
             end if;
             STATE
                                    <= S_WAIT_TRG_DATA_VALID;
           when S_WAIT_TRG_DATA_VALID =>
             if (LVL1 TRG DATA VALID IN = '0') then
                                    <= S_WAIT_TRG_DATA_VALID;
             else
               STATE
                                    <= S_WAIT_LVL2_TRIGGER_DONE;</pre>
             end if;
           when S_WAIT_LVL2_TRIGGER_DONE =>
             if (LVL2_TRIGGER_BUSY_IN = '1') then
               STATE
                                    <= S_WAIT_LVL2_TRIGGER_DONE;</pre>
             else
              STATE
                                    <= S_FEE_TRIGGER_RELEASE;
             end if;
           when S_FEE_TRIGGER_RELEASE =>
             fee_trg_release_o
             STATE
                                    <= S_WAIT_FEE_TRIGGER_RELEASE_ACK;</pre>
           when S_WAIT_FEE_TRIGGER_RELEASE_ACK =>
             if (LVL1_TRG_DATA_VALID_IN = '1') then
               STATE
                                    <= S_WAIT_FEE_TRIGGER_RELEASE_ACK;</pre>
             else
              STATE
                                    <= S IDLE;
             end if;
             -- Internal Trigger Handler
```

```
Nov 25, 13 3:21
                                     stdin
                                                                   Page 135/185
           when S_INTERNAL_TRIGGER =>
                                    <= '1';
            valid_trigger_o
                                    <= S WAIT TRIGGER VALIDATE ACK;
            STATE
           when S_WAIT_TRIGGER_VALIDATE_ACK =>
            if (TRIGGER VALIDATE BUSY IN = '0') then
               STATE
                                   <= S WAIT TRIGGER VALIDATE ACK;
             else
               STATE
                                    <= S WAIT TRIGGER VALIDATE DONE;
             end if;
           when S WAIT TRIGGER VALIDATE DONE =>
             if (TRIGGER VALIDATE BUSY IN = '1') then
                                   <= S WAIT TRIGGER VALIDATE DONE;
             else
               STATE
                                    <= S IDLE;
             end if;
         end case;
       end if;
    end if;
  end if;
end process PROC_TRIGGER_HANDLER;
    pulse_dtrans_4: pulse_dtrans
     generic map (
       CLK RATIO => 2
     port map (
                  => CLK_IN,
       CLK_A_IN
       RESET A IN => RESET IN,
       PULSE_A_IN => send_testpulse_1,
       CLK_B_IN => NX_MAIN_CLK_IN,
       RESET_B_IN => RESET_IN,
        PULSE B OUT => send testpulse
nx timer 1: nx timer
  generic map (
    CTR WIDTH => 12
  port map (
    CLK IN
                   => NX MAIN CLK IN,
    RESET IN
                   => wait timer reset,
    TIMER_START_IN => wait_timer_init,
    TIMER_DONE_OUT => wait_timer_done
    );
PROC_TESTPULSE_HANDLER: process (NX_MAIN_CLK_IN)
begin
  if ( rising_edge(NX_MAIN_CLK_IN) ) then
    if (RESET_IN = '1' or fast_clear = '1') then
                           <= (others => '0');
      wait timer init
      wait_timer_reset
                           <= '1';
      trigger_testpulse_o <= '0';</pre>
                            <= T IDLE;
      T STATE
    else
       trigger_testpulse_o <= '0';</pre>
      wait timer init
                         <= (others => '0');
      wait_timer_reset
                           <= '0';
      case T STATE is
```

```
stdin
                                                                   Page 136/185
Nov 25, 13 3:21
        when T IDLE =>
          if (send testpulse = '1') then
            if (reg testpulse delay > 0) then
              wait_timer_init <= reg_testpulse_delay;</pre>
                              <= T WAIT TIMER;
              T STATE
            else
              T STATE
                               <= T SET TESTPULSE;
            end if;
          else
            T STATE
                               <= T IDLE;
          end if;
        when T WAIT TIMER =>
          if (wait timer done = '0') then
            T STATE
                              <= T WAIT TIMER;
          else
            T STATE
                              <= T SET TESTPULSE;
          end if;
        when T_SET_TESTPULSE =>
          trigger testpulse o <= '1';
          T STATE
                              <= T IDLE;
      end case;
    end if;
  end if;
end process PROC_TESTPULSE_HANDLER;
PROC_CAL_RATES: process (CLK_IN)
  if ( rising edge (CLK IN) ) then
    if (RESET IN = '1') then
      accepted_trigger_rate_t
                                   <= (others => '0');
      accepted trigger rate
                                  <= (others => '0');
      rate timer
                                  <= (others => '0');
      if (rate timer < x"5f5e100") then
        if (lvl2 trigger o = '1') then
          accepted_trigger_rate_t <= accepted_trigger_rate_t + 1;</pre>
                                  <= rate timer + 1;
        rate timer
       else
        accepted_trigger_rate
                                  <= accepted trigger rate t;
        accepted_trigger_rate_t <= (others => '0');
        rate timer
                                  <= (others => '0');
      end if;
    end if;
  end if;
end process PROC CAL RATES;
-- TRBNet Slave Bus
PROC_SLAVE_BUS: process(CLK_IN)
  if (rising_edge(CLK_IN)) then
    if( RESET_IN = '1' ) then
       slv data out o
                                      <= (others => '0');
      slv_no_more_data_o
                                     <= '0';
                                     <= '0';
      slv_unknown_addr_o
                                      <= '0';
      slv ack o
```

ov 25, 13 3:21	stdin	Page 137/18
reg_testpulse_delay reg_testpulse_enable invalid_t_trigger_ctr_clear	<= (others => '0') <= '0'; <= '1';	;
else slv_unknown_addr_o	<= '0';	
slv_no_more_data_o	<= '0'; <= (others => '0')	
slv_data_out_o slv_ack_o	<= (Others => 0 )	,
invalid_t_trigger_ctr_clear	<= '1';	
<pre>if (SLV_WRITE_IN = '1') the   case SLV_ADDR_IN is   when x"0000" =&gt;</pre>	en	
reg_testpulse_enable slv_ack_o	<= SLV_DATA_IN <= '1';	1(0);
when $x"0001" =>$		
reg_testpulse_delay slv_ack_o	<= unsigned(SLV_DA <= '1';	Y'A_IN(II downto U));
when $x"0003" =>$	-1 (1/4	
invalid_t_trigger_ctr_ slv_ack_o	_crear <= '1'; <= '1';	
when others => slv_unknown_addr_o	<= '1';	
end case;		
<pre>elsif (SLV_READ_IN = '1') th   case SLV_ADDR_IN is</pre>	nen	
when x"0000" =>	- voa toatnul	go onablo:
slv_data_out_o(0) slv_data_out_o(31 down slv_ack_o	<pre>&lt;= reg_testpul nto 1) &lt;= (others =&gt;</pre>	
when x"0001" => slv_data_out_o(11 down	nto 0) <=	
std_logic_vector(re		
slv_data_out_o(31 dowi slv_ack_o	nto 12) <= (others => <= '1';	′0′);
when x"0002" =>		
slv_data_out_o(27 down	nto 0) <= cepted_trigger_rate);	
slv_data_out_o(31 down	nto 28) <= (others =>	′0′);
slv_ack_o	<= '1';	
when x"0003" => slv_data_out_o(15 down	ato (1) <=	
	valid_timing_trigger_c	etr);
slv_data_out_o(31 down slv_ack_o		
when others =>		
	<= '1';	
end case;		
end if; end if;		
CITA III		

```
stdin
 Nov 25, 13 3:21
                                                                  Page 138/185
    end if;
  end process PROC_SLAVE_BUS;
  -- Output Signals
  timestamp trigger o
                           <= timestamp_trigger;</pre>
  -- Trigger Output
 VALID_TRIGGER_OUT
                           <= valid_trigger_o;</pre>
 TIMESTAMP TRIGGER OUT
                           <= timestamp trigger o;
  LVL2_TRIGGER_OUT
                           <= lvl2 trigger o;
  FAST CLEAR OUT
                           <= fast clear o;
  TRIGGER_BUSY_OUT
                           <= trigger_busy_o;
  FEE TRG RELEASE OUT
                           <= fee trg release o;
  FEE_TRG_STATUSBITS_OUT
                           <= fee_trg_statusbits_o;
  TRIGGER TESTPULSE OUT
                           <= trigger_testpulse_o;</pre>
  -- Slave Bus
 SLV DATA OUT
                           <= slv data out o;
 SLV_NO_MORE_DATA_OUT
                           <= slv_no_more_data_o;</pre>
 SLV_UNKNOWN_ADDR_OUT
                           <= slv_unknown_addr_o;
 SLV ACK OUT
                           <= slv ack o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.nxyter_components.all;
entity nx trigger validate is
 generic (
    BOARD_ID : std_logic_vector(15 downto 0) := x"ffff"
    );
 port (
    CLK IN
                       : in std logic;
    RESET IN
                      : in std logic;
    -- Inputs
    DATA CLK IN
                        : in std logic;
    TIMESTAMP_IN
                        : in std_logic_vector(13 downto 0);
                 : in std_logic_vector(6 downto 0);
    CHANNEL_IN
    TIMESTAMP_STATUS_IN : in std_logic_vector(2 downto 0); -- 2: parity
                 : in std_logic_vector(11 downto 0); -- 1: pileup
    ADC_DATA_IN
                                                              -- 0: ovfl
    NX_TOKEN_RETURN_IN : in std_logic;
    NX_NOMORE_DATA_IN : in std_logic;
                        : in std_logic;
    TRIGGER_IN
   TRIGGER_BUSY_IN
                        : in std_logic;
                        : in std_logic;
    FAST_CLEAR_IN
                        : out std_logic;
    TRIGGER_BUSY_OUT
    TIMESTAMP_FPGA_IN : in unsigned(11 downto 0);
    DATA_FIFO_DELAY_OUT : out std_logic_vector(7 downto 0);
    -- Event Buffer I/O
    DATA_OUT
                        : out std_logic_vector(31 downto 0);
                        : out std_logic;
    DATA_CLK_OUT
    NOMORE DATA OUT
                        : out std logic;
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 139/185
   EVT_BUFFER_CLEAR_OUT : out std_logic;
   EVT_BUFFER_FULL_IN : in std_logic;
   -- Histogram
   HISTOGRAM_FILL_OUT
                       : out std_logic;
   HISTOGRAM BIN OUT
                        : out std logic vector(6 downto 0);
   HISTOGRAM ADC OUT
                        : out std logic vector(11 downto 0);
   -- Slave bus
   SLV READ IN
                        : in std logic;
   SLV WRITE IN
                        : in std_logic;
   SLV DATA OUT
                        : out std logic vector(31 downto 0);
   SLV DATA IN
                        : in std logic vector(31 downto 0);
   SLV ADDR IN
                        : in std_logic_vector(15 downto 0);
   SLV ACK OUT
                       : out std_logic;
   SLV_NO_MORE_DATA_OUT : out std logic;
   SLV_UNKNOWN_ADDR_OUT : out std_logic;
   DEBUG OUT
                        : out std logic vector(15 downto 0)
   );
end entity;
architecture Behavioral of nx_trigger_validate is
 -- Process Channel_Status
 signal channel index
                             : std_logic_vector(6 downto 0);
 signal channel wait
                             : std logic vector(127 downto 0);
 signal channel_done
                             : std_logic_vector(127 downto 0);
 signal channel_hit
                             : std_logic_vector(127 downto 0);
 signal channel all done
                            : std logic;
 signal channel_done_r
                             : std_logic_vector(127 downto 0);
 signal channel wait r
                             : std logic vector(127 downto 0);
                             : std_logic_vector(127 downto 0);
 signal channel_hit_r
 signal channel all done r : std logic;
 signal token_update
                             : std logic;
 -- Channel Status Commands
 type CS CMDS is (CS RESET,
                  CS TOKEN UPDATE,
                  CS_SET_WAIT,
                  CS_SET_HIT,
                  CS SET DONE,
                  CS NONE
                 );
 signal channel_status_cmd : CS_CMDS;
 -- Process Calculate Trigger Window
 signal ts_window_lower_thr : unsigned(11 downto 0);
 -- Process Timestamp
 signal d data o
                             : std_logic_vector(31 downto 0);
 signal d_data_clk_o
                             : std_logic;
                             : std logic;
 signal out_of_window_l
 signal out_of_window_h
                             : std logic;
 signal out_of_window_error : std_logic;
 signal ch_status_cmd_pr
                             : CS_CMDS;
 -- Self Trigger Mode
 signal self_trigger_mode
                             : std_logic;
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 140/185
 -- Process Trigger Handler
signal store_to_fifo
                            : std logic;
signal trigger busy o
                            : std logic;
                            : std logic;
signal nomore data o
                            : unsigned(11 downto 0);
signal wait_timer_init
signal wait timer init ns
                           : unsigned(19 downto 0);
signal token return last
                            : std logic;
signal token return first
                            : std logic;
                            : CS CMDS;
signal ch status cmd tr
type STATES is (S_TEST_SELF_TRIGGER,
                S IDLE,
                S TRIGGER,
                S WAIT DATA,
                S WRITE HEADER,
                S PROCESS START,
                S_WAIT_PROCESS_END,
                S WRITE TRAILER,
                S SET NOMORE DATA
                );
signal STATE : STATES;
signal t_data_o
                              : std logic vector(31 downto 0);
signal t_data_clk_o
                              : std logic;
                              : unsigned(11 downto 0);
signal busy time ctr
signal wait_timer_reset_all : std_logic;
signal min_val_time_expired : std_logic;
signal event counter
                              : unsigned(9 downto 0);
signal out_of_window_error_ctr : unsigned(15 downto 0);
signal readout mode
                              : std logic vector(3 downto 0);
                              : unsigned(11 downto 0);
signal timestamp_fpga
signal timestamp_ref
                              : unsigned(11 downto 0);
signal busy time ctr last
                              : unsigned(11 downto 0);
signal evt_buffer_clear_o
                              : std_logic;
-- Timers
signal timer reset
                              : std logic;
signal wait timer done
                              : std logic;
signal wait timer done ns
                              : std logic;
-- Histogram
signal histogram fill o
                              : std logic;
signal histogram bin o
                              : std logic vector(6 downto 0);
signal histogram_adc_o
                              : std_logic_vector(11 downto 0);
-- Data FIFO Delay
signal data_fifo_delay_o
                              : unsigned(7 downto 0);
-- Output
signal data clk o
                              : std logic;
signal data o
                              : std_logic_vector(31 downto 0);
-- Slave Bus
signal slv_data_out_o
                              : std logic vector(31 downto 0);
                             : std logic;
signal slv_no_more_data_o
                             : std_logic;
signal slv_unknown_addr_o
signal slv_ack_o
                              : std_logic;
signal readout mode r
                              : std_logic_vector(3 downto 0);
signal out_of_window_error_ctr_clear : std_logic;
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 141/185
 -- Timestamp Trigger Window Settings
 constant nxvter cv time
                              : unsigned(11 downto 0) := x"190"; -- 400ns
 signal cts trigger delay
                              : unsigned(11 downto 0);
 signal ts window offset
                              : signed(11 downto 0);
 signal ts_window_width
                              : unsigned(9 downto 0);
 signal readout time max
                              : unsigned(11 downto 0);
 signal fpga timestamp offset : unsigned(11 downto 0);
 signal
                              : std logic vector(1 downto 0);
             state d
begin
 -- Debug Line
 DEBUG OUT(0)
                         <= CLK IN;
 DEBUG OUT(1)
                         <= TRIGGER IN;
 DEBUG OUT(2)
                         <= trigger busy o;
 DEBUG OUT(3)
                         <= DATA CLK IN;
 DEBUG OUT(4)
                         <= out of window 1;
 DEBUG OUT(5)
                         <= out of window h;
 DEBUG_OUT(6)
                         <= NX_TOKEN_RETURN_IN;
                         <= NX_NOMORE_DATA_IN;
 DEBUG_OUT(7)
 DEBUG OUT(8)
                         <= channel all done;
 DEBUG_OUT(9)
                         <= store to fifo;
 DEBUG_OUT(10)
                         <= data_clk_o;
 DEBUG OUT(11)
                         <= out of window error or EVT BUFFER FULL IN;
 DEBUG_OUT(12)
                         <= token_update; --TRIGGER_BUSY_IN; --wait_timer_done;</pre>
                         <= min val time expired;
 DEBUG OUT(13)
 DEBUG OUT(14)
                         <= token update;
 DEBUG_OUT(15)
                         <= nomore_data_o;
 -- Timer
 nx timer 1: nx timer
   generic map(
     CTR_WIDTH => 12
   port map (
     CLK IN
                    => CLK IN,
     RESET IN
                 => timer reset,
     TIMER START IN => wait timer init,
     TIMER DONE OUT => wait timer done
 nx_timer_2: nx_timer
   generic map(
     CTR WIDTH => 20,
     STEP SIZE => 10
   port map (
     CLK IN
                   => CLK IN,
     RESET IN
                 => timer reset,
     TIMER_START_IN => wait_timer_init_ns,
     TIMER_DONE_OUT => wait_timer_done_ns
     );
 timer reset <= RESET IN or wait timer reset all;
 -- Filter only valid events
 PROC_FILTER_TIMESTAMPS: process (CLK_IN)
   variable ts window offset unsigned : unsigned(11 downto 0);
```

```
stdin
Nov 25, 13 3:21
                                                               Page 142/185
  variable window_lower_thr
                                   : unsigned(11 downto 0);
  variable window upper thr
                                   : unsigned(11 downto 0);
  variable ts window check value
                                   : unsigned(11 downto 0);
  variable deltaTStore
                                   : unsigned(13 downto 0);
                                   : std logic;
  variable store data
begin
  if ( rising edge (CLK IN) ) then
    if (RESET IN = '1') then
      d data o
                             \leq (others => '0');
      d data clk o
                             <= '0';
      out of window 1
                            <= '0';
                            <= '0';
      out of window h
                            <= '0';
      out of window error
      ts window lower thr <= (others => '0');
      out of window error ctr <= (others => '0');
      d data o
                            <= (others => '0');
      d data clk o
                            <= '0';
      out of window 1
                            <= '0';
      out_of_window_h
                            <= '0';
                            <= '0';
      out_of_window_error
      ch status cmd pr
                            <= CS NONE;
                            <= '0';
      histogram_fill_o
      histogram bin o
                            <= (others => '0');
      histogram_adc_o
                            <= (others => '0');
      -- Calculate Thresholds and values for FIFO Delay
      ______
      window lower thr
                          := timestamp fpga - cts trigger delay;
      if (ts window offset(11) = '1') then
        ts_window_offset_unsigned :=
          (unsigned(ts window offset) xor x"fff") + 1;
        window lower thr
                           :=
          window lower thr - ts window offset unsigned;
        -- TS Window Lower Threshold (needed by FIFO Delay)
        ts window lower thr <=
          cts_trigger_delay + ts_window_offset_unsigned;
        window lower thr
          window_lower_thr + unsigned(ts_window_offset);
        -- TS Window Lower Threshold (needed by FIFO Delay)
        if (cts trigger delay > unsigned(ts window offset)) then
          ts window lower thr <=
            cts_trigger_delay - unsigned(ts_window_offset);
          ts window lower thr <= (others => '0');
        end if;
      end if;
      window_upper_thr
        window_lower_thr + resize(ts_window_width, 12);
      ts window check value :=
        unsigned(TIMESTAMP_IN(13 downto 2)) - window_lower_thr;
      -- Timestamp to be stored
```

```
stdin
Nov 25, 13 3:21
                                                             Page 143/185
      deltaTStore(13 downto 2) := ts_window_check_value;
      deltaTStore( 1 downto 0) := unsigned(TIMESTAMP IN(1 downto 0));
      -- Validate incomming Data
      ______
      if (DATA CLK IN = '1') then
        if (store to fifo = '1' and EVT BUFFER FULL IN = '0') then
          store data
                                     := '0';
          -- TS Window Check
          if (ts window check value(11) = '1') then
            -- TS below Window: Set WAIT Bit in LUT and discard Data
           channel index
                             <= CHANNEL IN;
                                   <= CS_SET_WAIT;
<= '1';
           ch status cmd pr
           out_of_window_l
           store data
                                       := '0';
          elsif (ts_window_check_value > ts_window_width) then
           -- TS above Window: Set DONE Bit in LUT and discard Data
                            <= CHANNEL_IN;
                              .- CHANNEL_IN;
<= CS_SET_DONE;
<= '1';
.</pre>
           channel index
           ch status cmd pr
           out_of_window_h
           store_data
          elsif ((ts_window_check_value >= 0) and
                (ts_window_check_value <= ts_window_width)) then
           -- TS in between Window: Set WAIT Bit in LUT and Take Data
           channel index
                              <= CHANNEL IN;
                                   <= CS_SET_HIT;
           ch_status_cmd_pr
           store data
                                      := '1';
           -- TS Window Error condition, do nothing
                                       <= '1';
           out_of_window_error
                                        := '0';
           store data
           if (out_of_window_error_ctr_clear = '0') then
             out of window error ctr <= out of window error ctr + 1;
            end if;
          end if;
          --TS Window Disabled, always store data
          if (readout mode(2) = '1') then
           store data
                                        := '1';
          end if;
          if (store data = '1') then
           case readout mode(1 downto 0) is
             when "00" =>
               -- RefValue + TS window filter + ovfl valid + parity valid
               if (TIMESTAMP\_STATUS\_IN(2) = '0' and
                   TIMESTAMP\_STATUS\_IN(0) = '0') then
                 d_data_o(30 downto 24) <= CHANNEL_IN;</pre>
                 d_data_o(31)
                                        <= TIMESTAMP_STATUS_IN(1);</pre>
                 d data clk o
                                        <= '1';
               end if;
             when "01" =>
               -- RefValue + TS window filter + ovfl and pileup valid
               -- + parity valid
               if (TIMESTAMP_STATUS_IN = "000") then
                 d data o(11 downto 0) <= deltaTStore(11 downto 0);</pre>
```

```
stdin
Nov 25, 13 3:21
                                                              Page 144/185
                 d_data_o(23 downto 12)
                                           <= ADC_DATA_IN;
                 d_data_o(30 downto 24)
                                           <= CHANNEL IN;
                 d data o(31)
                                           <= TIMESTAMP STATUS IN(1);
                 d data clk o
                                           <= '1';
               end if;
             when others =>
               -- RefValue + ignore status
               d data o(11 downto 0)
                                           <= deltaTStore(11 downto 0);
               d data o(23 downto 12)
                                          <= ADC DATA IN;
                                      <= CHANNEL_IN;
<= TIMESTAMP_STATUS_IN(1);</pre>
               d_data_o(30 downto 24)
               d data o(31)
               d data clk o
            end case;
          end if;
         if (out of window error ctr clear = '1') then
           out of window error ctr <= (others => '0');
          end if;
          -- Fill Histogram
         histogram fill o
                                          <= '1';
         histogram_bin_o
                                         <= CHANNEL IN;
         histogram_adc_o
                                          <= ADC_DATA_IN;
        end if;
      end if;
    end if;
  end if;
end process PROC_FILTER_TIMESTAMPS;
______
-- Trigger Handler
-- Set Self Trigger Mode Toggle Handler
PROC SELF TRIGGER: process(CLK IN)
  if (rising edge (CLK IN)) then
    if (RESET IN = '1') then
      self trigger mode <= '0';
      if (trigger busy o = '0') then
        if (readout mode r(3) = '1') then
          self_trigger_mode <= '1';</pre>
          self_trigger_mode <= '0';
        end if;
      end if;
    end if;
  end if;
end process PROC_SELF_TRIGGER;
PROC_TRIGGER_HANDLER: process(CLK_IN)
  variable wait for data time : unsigned(19 downto 0);
  variable min_validation_time : unsigned(19 downto 0);
begin
  if( rising_edge(CLK_IN) ) then
    if (RESET_IN = '1' or FAST_CLEAR_IN = '1') then
      store_to_fifo
                                <= '0';
      trigger_busy_o
                                <= '0';
                                <= '0';
      nomore data o
```

Nov 25, 13 3:21	stdin	Page 145/185
wait_timer_init	<= (others => '0');	
wait_timer_init_ns	<= (others => '0');	
wait_timer_reset_all min val time expired	<= '0'; <= '0';	
t_data_o	<= (others => '0');	
t_data_clk_o	<= '0';	
busy_time_ctr	<= (others => '0');	
busy_time_ctr_last	<= (others => '0');	
token_return_last token_return_first	<= '0'; <= '0';	
ch status and tr	<= CS PESET:	
event_counter	<pre>&lt;= (others =&gt; '0'); &lt;= (others =&gt; '0'); &lt;= (others =&gt; '0');</pre>	
readout_mode	<= (others => '0');	
timestamp_fpga	<= (others => '0');	
timestamp_rei	<= (otners => 'U');	
evt_buffer_clear_o STATE	<= '0'; <= S_TEST_SELF_TRIGGER;	
else	t b_11b1_blb1_1R16dbR/	
store_to_fifo	<= '0';	
wait_timer_init	<= (others => '0');	
	<= (others => '0');	
<pre>wait_timer_reset_all trigger_busy_o</pre>	<= '0'; <= '1';	
nomore_data_o	<= '0';	
t_data_clk_o	<= (others => '0'); <= '0';	
ch_status_cmd_tr	<= CS_NONE;	
evt_buffer_clear_o	<= '0';	
wait_for_data_time	:=	
resize(nxyter_cv_time,	20) + (data_fifo_delay_o * 32);	
wait_for_data_time min_validation_time	:= x"00008";	201.
min_validation_time	<pre>:= resize(ts_window_width * 4,</pre>	20),
Check Token Return		
token_return_last	<= NX_TOKEN_RETURN_IN;	
if (store_to_fifo = '1		
NX_TOKEN_RETURN_IN = '1 token_return_last = '(		
if (token_return_first =		
ch_status_cmd_tr		
else		
token_return_first	<= '1';	
end if; end if;		
end III		
case STATE is		
when S_TEST_SELF_TRIGGER	=>	
state_d <= "00";		
if (self_trigger_mode =		
Wait End of LVL2	Trigger Cycle	
if (TRIGGER_BUSY_IN =		
STATE else	<= S_TEST_SELF_TRIGGER;	
readout_mode	<pre>&lt;= readout_mode_r;</pre>	
timestamp_ref	<= (others => '0');	
STATE	<= S_WRITE_HEADER;	
end if;		
else STATE	<= S_IDLE;	
DIAIE	/- P_IDDE/	

```
stdin
Nov 25, 13 3:21
                                                                   Page 146/185
           end if;
         when S IDLE =>
          state d <= "01";
          if (TRIGGER IN = '1') then
            busy time ctr
                                         <= (others => '0');
             STATE
                                         <= S TRIGGER;
           else
                                         <= '0';
             trigger busy o
                                         <= '0';
             min_val_time_expired
             if (self_trigger_mode = '1') then
              ch status cmd tr
                                         <= CS RESET;
              store to fifo
                                         <= '1';
             end if;
            STATE
                                         <= S IDLE;
          end if;
        when S TRIGGER =>
          if (self_trigger_mode = '0') then
            readout_mode
                                         <= readout_mode_r;</pre>
             -- wait for data arrival and clear evt buffer
                                        <= wait_for_data_time;</pre>
             wait_timer_init_ns
                                         <= '1';
             evt_buffer_clear_o
             STATE
                                         <= S_WAIT_DATA;
           else
            STATE
                                         <= S_WRITE_TRAILER;
           end if;
        when S WAIT DATA =>
          if (wait_timer_done_ns = '0') then
            STATE
                                         <= S_WAIT_DATA;
           else
             timestamp_fpga
              TIMESTAMP_FPGA_IN + fpga_timestamp_offset;
             timestamp_ref
                                         <= timestamp_fpga;
            STATE
                                         <= S WRITE HEADER;
          end if;
        when S_WRITE_HEADER =>
          state_d <= "10";
          t_data_o(11 downto 0)
                                         <= timestamp ref;
          t_data_o(21 downto 12)
                                         <= event_counter;
          -- Readout Mode Mapping (so far)
          -- 00: Standard
          -- 01: Special
          -- 10: DEBUG
           -- 11: UNDEF
          case readout_mode(2 downto 0) is
            when "000"
                           => t_data_o(23 downto 22) <= "00";
            when "001"
                           => t_data_o(23 downto 22) <= "01";
            when "100"
                           => t_data_o(23 downto 22) <= "10";
                           => t_data_o(23 downto 22) <= "11";
            when "101"
            when others => t_data_o(23 downto 22) <= "11";
           end case;
           t_data_o(31 downto 24)
                                         <= BOARD_ID(7 downto 0);
          t data clk o
                                         <= '1';
           event_counter
                                         <= event_counter + 1;</pre>
           if (self_trigger_mode = '0') then
```

lov 25, 13 3:21	stdin	Page 147/185
STATE	<= S_PROCESS_S	TART;
else	0	
STATE end if;	<= S_IDLE;	
end II/		
when S_PROCESS_START =>		
wait_timer_init	<= readout_tim	
wait_timer_init_ns	<= min_validat	ion_time;
wait_timer_init_ns token_return_first	<= '0';	
ch_status_cmd_tr	<= CS_RESET;	
store_to_fifo STATE	<= '1'; <= S_WAIT_PROC	ECC END.
SIAIE	<- S_WAII_PROC	ESS_END/
when S_WAIT_PROCESS_END =	>	
Check minimum valida		
if (wait_timer_done_ns		
min_val_time_expired	<= '1';	
end if;		
Always Exit in case	of maximum validation	time has expired
if (wait_timer_done		orme has empired
wait_timer_reset_all		
ርጥአጥሮ	א סיי שייד מוא ט	ILER;
elsif (readout_mode(2) min_val_time_exp	= '0' and	
min_val_time_exp	ired = '1' and	
(channel_all_don NX_NOMORE_DATA_	e = '1' or	
	IN = '1')	
) then		
wait_timer_reset_all		
STATE	<= S_WRITE_TRA	ILER;
else		
<pre> Continue Validatio store_to_fifo</pre>	n <= '1';	
STATE	<= I / <= S_WAIT_PROC	FSS FND:
end if;	V= D_WAII_INOC	EGG_END/
ale and G. MD TIND III D		
when S_WRITE_TRAILER =>		
state_d <= "11"; t data o	<= (others =>	111):
t_data_o t_data_clk_o	<= '1';	± //
STATE	<= S_SET_NOMOR	E DATA;
SIME	t B_BE1_Nonen	<i>.</i>
when S_SET_NOMORE_DATA =>		
nomore_data_o	<= '1';	
busy_time_ctr_last	<= busy_time_c	
STATE	<= S_TEST_SELF	_TRIGGER;
end case;		
if (GENER (- CIDIE) bhan		
<pre>if (STATE /= S_IDLE) then   busy_time_ctr</pre>	<= busy_time_c	tr + 1:
end if;	<- busy_time_c	CT ' I /
GIIQ III		
end if;		
end if;		
end process PROC_TRIGGER_HANDLER;		
Channel Status Handler		

```
stdin
Nov 25, 13 3:21
                                                                   Page 148/185
PROC_CHANNEL_STATUS_CMD: process(ch_status_cmd_tr,
                                  ch_status_cmd_pr)
  if (ch status cmd tr /= CS NONE) then
    channel_status_cmd <= ch_status_cmd_tr;</pre>
  elsif (ch_status_cmd_pr /= CS_NONE) then
    channel status cmd <= ch status cmd pr;
    channel status cmd <= CS NONE;
  end if;
end process PROC_CHANNEL_STATUS_CMD;
PROC CHANNEL STATUS: process(CLK IN)
  constant all_one : std_logic_vector(127 downto 0) := (others => '1');
begin
  if( rising_edge(CLK_IN) ) then
    if( RESET_IN = '1') then
       channel_wait
                         <= (others => '0');
       channel_done
                             <= (others => '0');
       channel_hit
                             <= (others => '0');
       channel done r
                             <= (others => '0');
       channel_wait_r
                             <= (others => '0');
                             <= (others => '0');
       channel_hit_r
                             <= '0';
       channel_all_done
       channel_all_done_r
                             <= '0';
       token_update
                             <= '0';
     else
                             <= '0';
       token_update
       -- Check done status
      if (channel status cmd /= CS RESET ) then
        if (channel_done = all_one) then
           channel_all_done <= '1';</pre>
        end if;
       else
        channel all done
                            <= '0';
        channel_all_done_r <= channel_all_done;</pre>
       end if;
       -- Process Command
       case channel_status_cmd is
        when CS RESET =>
           channel wait
                             <= (others => '0');
           channel done
                             <= (others => '0');
           channel_hit
                             <= (others => '0');
           channel_done_r
                             <= channel_done;
           channel_hit_r
                             <= channel_hit;</pre>
           channel_wait_r
                             <= channel_wait;
        when CS_TOKEN_UPDATE =>
          if (min_val_time_expired = '1') then
             channel done
                             <= channel_done or (not channel_wait);</pre>
             token_update
                             <= '1';
           end if;
                             <= (others => '0');
          channel_wait
        when CS_SET_WAIT =>
           channel wait(to integer(unsigned(channel index))) <= '1';</pre>
        when CS_SET_HIT =>
           channel_hit(to_integer(unsigned(channel_index))) <= '1';</pre>
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 149/185
           channel_wait(to_integer(unsigned(channel_index))) <= '1';</pre>
         when CS SET DONE =>
           channel done(to integer(unsigned(channel index))) <= '1';</pre>
         when CS NONE => null;
       end case;
    end if;
  end if;
end process PROC CHANNEL STATUS;
PROC DATA FIFO DELAY: process(CLK IN)
  variable fifo delay : unsigned(11 downto 0);
begin
  if ( rising edge (CLK IN) ) then
    if (RESET IN = '1') then
       data fifo delay o
                               <= x"01";
       fifo_delay := (ts_window_lower_thr / 8) + 1; -- in 32ns
       if (fifo_delay > 18 and fifo_delay < 250) then
         fifo delay := fifo delay - 18;
         data_fifo_delay_o
                             <= fifo delay(7 downto 0);
       else
         data fifo delay o
                               <= x"01";
       end if;
    end if;
  end if;
end process PROC_DATA_FIFO_DELAY;
-- TRBNet Slave Bus
-- Give status info to the TRB Slow Control Channel
PROC SLAVE BUS: process(CLK IN)
  if ( rising edge (CLK IN) ) then
    if ( RESET IN = '1' ) then
                                     \leq (others => '0');
       slv data out o
       slv ack o
                                     <= '0';
       slv unknown addr o
                                     <= '0';
       slv no more data o
                                     <= '0';
       ts_window_offset
                                     <= (others => '0');
                                     <= "0000110010"; -- 50
       ts window width
                                     <= x"0c8";
       cts_trigger_delay
                                     <= "00000";
       readout mode r
       readout time max
                                     <= x"3e8";
       fpga_timestamp_offset
                                     <= (others => '0');
       out_of_window_error_ctr_clear <= '0';</pre>
     else
       slv_data_out_o
                                     <= (others => '0');
                                     <= '0';
       slv unknown addr o
                                     <= '0';
       slv no more data o
       cts_trigger_delay(11 downto 10) <= (others => '0');
       readout_time_max(11 downto 10) <= (others => '0');
       out_of_window_error_ctr_clear
                                        <= '0';
       if (SLV READ IN = '1') then
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 150/185
         case SLV_ADDR_IN is
          when x"0000" =>
            slv data out o( 3 downto 0)
                                             <= readout mode r;
             slv data out o(31 downto 4)
                                             \leq (others => '0');
                                             <= '1';
             slv_ack_o
           when x"0001" =>
             slv data out o(11 downto 0)
              std logic vector(ts window offset(11 downto 0));
             slv data out o(31 downto 11)
                                             \leq (others \Rightarrow '0');
                                             <= 11';
             slv ack o
           when x"0002" =>
             slv data out o(9 downto 0)
              std logic vector(ts window width);
             slv data out o(31 downto 10)
                                             <= (others => '0');
             slv ack o
                                             <= '1';
           when x"0003" =>
             slv_data_out_o(9 downto 0)
              std_logic_vector(cts_trigger_delay(9 downto 0));
             slv data out o(31 downto 10)
                                             <= (others => '0');
             slv_ack_o
                                             <= '1';
           when x"0004" =>
             slv_data_out_o(9 downto 0)
              std logic vector(readout time max(9 downto 0));
             slv_data_out_o(31 downto 10)
                                             <= (others => '0');
                                             <= 11';
             slv_ack_o
           when x"0005" =>
            slv_data_out_o(11 downto 0)
              std_logic_vector(fpga_timestamp_offset);
                                             <= (others => '0');
             slv data out o(31 downto 12)
             slv_ack_o
                                             <= '1';
           when x"0006" =>
             slv data out o(11 downto 0)
              std_logic_vector(busy_time_ctr_last);
             slv data out o(31 downto 12)
                                             <= (others => '0');
             slv ack o
                                             <= '1';
           when x"0007" =>
             slv data out o(11 downto 0)
                                             <= timestamp ref;
             slv_data_out_o(31 downto 12)
                                             <= (others => '0');
                                             <= '1';
             slv_ack_o
           when x"0008" =>
             slv data out o(11 downto 0)
                                             <= ts window lower thr;
             slv_data_out_o(31 downto 12)
                                             \leq (others => '0');
             slv_ack_o
                                             <= '1';
           when x"0009" =>
            slv_data_out_o(15 downto 0)
                                             <= out_of_window_error_ctr;</pre>
                                             <= (others => '0');
            slv data out o(31 downto 16)
                                             <= '1';
            slv ack o
           when x"000a" =>
             slv data out o(7 downto 0)
              std_logic_vector(data_fifo_delay_o);
             slv_data_out_o(31 downto 8)
                                             <= (others => '0');
                                             <= '1';
             slv ack o
```

Nov 25, 13 3:2	stdin	Page 151/185
_	- 4x Channel WAIT	
W	<pre>chen x"000b" =&gt;     slv_data_out_o</pre>	
₩	when x"000c" => slv_data_out_o <= std_logic_vector(channel_wait_r(63 downto 32)); slv_ack_o <= '1';	
W	<pre>rhen x"000d" =&gt;     slv_data_out_o</pre>	
W	when x"000e" => slv_data_out_o <= std_logic_vector(channel_wait_r(127 downto 96)); slv_ack_o <= '1';	
	4x Channel HIT	
W	<pre>rhen x"000f" =&gt;     slv_data_out_o</pre>	
W	when x"0010" => slv_data_out_o <= std_logic_vector(channel_hit_r(63 downto 32)); slv_ack_o <= '1';	
W	when x"0011" => slv_data_out_o <= std_logic_vector(channel_hit_r(95 downto 64)); slv_ack_o <= '1';	
W	when x"0012" => slv_data_out_o <= std_logic_vector(channel_hit_r(127 downto 96)); slv_ack_o <= '1';	
	4x Channel DONE	
₩	when x"0013" => slv_data_out_o <= std_logic_vector(channel_done_r(31 downto 0)); slv_ack_o <= '1';	
W	when x"0014" => slv_data_out_o <= std_logic_vector(channel_done_r(63 downto 32)); slv_ack_o <= '1';	
W	<pre>rhen x"0015" =&gt;     slv_data_out_o</pre>	

```
stdin
Nov 25, 13 3:21
                                                                   Page 152/185
           when x"0016" =>
            slv_data_out_o
                                             <=
              std logic vector(channel done r(127 downto 96));
             slv ack o
                                             <= '1';
          when x"0017" =>
            slv data out o(0)
                                             <= channel all done r;
             slv_data_out_o(31 downto 1)
                                             <= (others => '0');
                                             <= '1';
            slv ack o
           when x"0018" =>
                                             <= EVT_BUFFER_FULL_IN;</pre>
            slv data out o(0)
            slv_data_out_o(31 downto 1)
                                             <= (others => '0');
            slv ack o
                                             <= '1';
          when others =>
            slv unknown_addr_o
                                             <= '1';
            slv ack o
                                             <= '0';
        end case;
       elsif (SLV WRITE IN = '1') then
        case SLV_ADDR_IN is
          when x"0000" =>
            readout mode r
                                             <= SLV_DATA_IN(3 downto 0);
            slv_ack_o
                                             <= '1';
          when x"0001" =>
            if ((signed(SLV_DATA_IN(11 downto 0)) > -1024) and
                 (signed(SLV_DATA_IN(11 downto 0)) < 1024)) then
               ts window offset(11 downto 0) <=
                 signed(SLV_DATA_IN(11 downto 0));
             end if;
            slv ack o
                                             <= '1';
           when x"0002" =>
            ts window width
              unsigned(SLV DATA IN(9 downto 0));
            slv_ack_o
                                             <= '1';
           when x"0003" =>
            cts_trigger_delay(9 downto 0) <=
              unsigned(SLV_DATA_IN(9 downto 0));
            slv_ack_o
                                             <= '1';
           when x"0004" =>
             if (unsigned(SLV_DATA_IN(9 downto 0)) >= 1) then
              readout_time_max(9 downto 0) <=</pre>
                 unsigned(SLV_DATA_IN(9 downto 0));
             end if;
            slv_ack_o
                                             <= '1';
           when x"0005" =>
            fpga_timestamp_offset(11 downto 0) <=</pre>
              unsigned(SLV_DATA_IN(11 downto 0));
            slv_ack_o
                                             <= '1';
           when x"0009" =>
            out_of_window_error_ctr_clear <= '1';</pre>
            slv_ack_o
                                             <= '1';
           when others =>
```

Nov 25, 13 3:21	stdin	Page 153/185
slv_unkno slv_ack_o end case; else slv_ack_o	wn_addr_o	
end if; end if; end if; end if; end process PROC_SLAV		
Output Signals		
data_clk_o <= d_data_ data_o <= d_data_	clk_o or t_data_clk_o; o or t_data_o;	
TRIGGER_BUSY_OUT DATA_OUT DATA_CLK_OUT NOMORE_DATA_OUT DATA_FIFO_DELAY_OUT EVT_BUFFER_CLEAR_OUT		
HISTOGRAM_FILL_OUT HISTOGRAM_BIN_OUT HISTOGRAM_ADC_OUT	<pre>&lt;= histogram_fill_o; &lt;= histogram_bin_o; &lt;= histogram_adc_o;</pre>	
Slave SLV_DATA_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT SLV_ACK_OUT	<pre>&lt;= slv_data_out_o; &lt;= slv_no_more_data_o; &lt;= slv_unknown_addr_o; &lt;= slv_ack_o;</pre>	
end Behavioral; library ieee; use ieee.std_logic_1164 use ieee.numeric_std.al		
package nxyter_componen	ts is	
TRBNet interfaces		
	ooard gic_vector(15 downto 0));	
port (	<pre>: in std_logic; : in std_logic; : in std_logic; : in std_logic;</pre>	
PLL_NX_CLK_LOCK_I PLL_ADC_DCLK_LOCK NX_DATA_CLK_TEST_ TRIGGER_OUT I2C_SDA_INOUT I2C_SCL_INOUT	N : in std_logic; _IN : in std_logic;	
I2C_SM_RESET_OUT I2C_REG_RESET_OUT SPI_SCLK_OUT	: out std_logic; : out std_logic; : out std_logic;	

```
stdin
 Nov 25, 13 3:21
                                                              Page 154/185
     SPI_SDIO_INOUT
                              : inout std_logic;
     SPI_CSB_OUT
                              : out std_logic;
                                     std logic;
                              : in
     NX DATA CLK IN
                              : in
                                     std logic vector (7 downto 0);
     NX TIMESTAMP IN
                                     std_logic;
     NX_RESET_OUT
                              : out
                                     std logic;
     NX TESTPULSE OUT
                              : out.
     NX TIMESTAMP TRIGGER OUT : out
                                     std logic;
     ADC FCLK IN
                              : in
                                     std logic vector(1 downto 0);
                                     std logic vector(1 downto 0);
     ADC DCLK IN
                              : in
     ADC_SAMPLE_CLK_OUT
                              : out.
                                     std logic;
     ADC_A_IN
                              : in
                                     std_logic_vector(1 downto 0);
     ADC B IN
                              : in
                                     std logic vector(1 downto 0);
     ADC_NX_IN
                              : in
                                     std logic vector(1 downto 0);
                                     std_logic_vector(1 downto 0);
     ADC D IN
                              : in
     TIMING_TRIGGER_IN
                              : in
                                     std logic;
                                     std logic;
     LVL1 TRG DATA VALID IN
                              : in
     LVL1_VALID_TIMING_TRG_IN : in
                                     std_logic;
     LVL1 VALID NOTIMING TRG IN : in
                                     std logic;
     LVL1 INVALID TRG IN : in
                                     std logic;
     LVL1_TRG_TYPE_IN
                              : in
                                     std_logic_vector(3 downto 0);
     LVL1_TRG_NUMBER_IN
                             : in
                                     std_logic_vector(15 downto 0);
     LVL1 TRG CODE IN
                              : in
                                     std logic vector(7 downto 0);
     LVL1_TRG_INFORMATION_IN
                             : in
                                     std_logic_vector(23 downto 0);
                                     std_logic_vector(15 downto 0);
     LVL1_INT_TRG_NUMBER_IN
                             : in
                                     std logic;
     FEE TRG RELEASE OUT
                              : out
     FEE_TRG_STATUSBITS_OUT
                             : out
                                     std_logic_vector(31 downto 0);
                                     std_logic_vector(31 downto 0);
     FEE DATA OUT
                              : out
                              : out
                                     std logic;
     FEE DATA WRITE OUT
     FEE_DATA_FINISHED_OUT
                              : out
                                     std_logic;
     FEE_DATA_ALMOST_FULL_IN
                            : in
                                     std logic;
     REGIO ADDR IN
                              : in
                                     std logic vector(15 downto 0);
     REGIO_DATA_IN
                              : in
                                     std_logic_vector(31 downto 0);
     REGIO_DATA_OUT
                             : out
                                     std_logic_vector(31 downto 0);
     REGIO_READ_ENABLE_IN
                                     std_logic;
                             : in
                             : in
                                     std_logic;
     REGIO_WRITE_ENABLE_IN
     REGIO TIMEOUT IN
                             : in
                                     std logic;
     REGIO_DATAREADY_OUT
REGIO_WRITE_ACK_OUT
                            : out std logic;
                            : out
                                     std logic;
     REGIO NO MORE DATA OUT
                             : out
                                     std logic;
     REGIO UNKNOWN ADDR OUT
                            : out
                                     std logic;
                              : out
                                     std_logic_vector(15 downto 0)
     DEBUG LINE OUT
     );
 end component;
-- nXyter I2C Interface
component nx_i2c_master
 generic (
   I2C_SPEED : unsigned(11 downto 0)
   );
 port (
   CLK_IN
                    : in
                              std logic;
                    : in std logic;
   RESET IN
                    : inout std_logic;
   SDA_INOUT
   SCL_INOUT
                      : inout std_logic;
   INTERNAL COMMAND IN : in std logic vector(31 downto 0);
   COMMAND_BUSY_OUT : out std_logic;
                      : out std_logic_vector(31 downto 0);
   I2C_DATA_OUT
   I2C LOCK IN
                      : in
                              std logic;
```

```
stdin
Nov 25, 13 3:21
                                                                      Page 155/185
   SLV_READ_IN
                         : in
                                  std logic;
   SLV_WRITE_IN
                         : in
                                 std logic;
                         : out std logic vector(31 downto 0);
   SLV_DATA_OUT
                  : in std_logic_vector(31 downto 0);
: out std_logic;
   SLV DATA IN
   SLV_ACK_OUT
   SLV NO MORE DATA OUT : out std logic;
   SLV UNKNOWN ADDR OUT : out std logic;
   DEBUG OUT
                 : out std logic vector(15 downto 0)
   );
end component;
component nx i2c startstop
 generic (
   I2C SPEED : unsigned(11 downto 0)
   );
 port (
   CLK_IN
                      : in std_logic;
   RESET_IN : in std_logic;
START_IN : in std_logic; -- Start Sequence
SELECT_IN : in std_logic; -- '1' -> Start, '0'-> Stop
   SEQUENCE_DONE_OUT : out std logic;
   SDA_OUT : out std_logic;
   SCL_OUT
                     : out std_logic;
   NREADY_OUT
                 : out std_logic
   );
end component;
component nx_i2c_sendbyte
 generic (
   I2C_SPEED : unsigned(11 downto 0)
   );
 port (
                      : in std_logic;
   CLK_IN
   RESET IN
                      : in std logic;
                : in std_logic;
: in std_logic_vector(7 downto 0);
   START_IN
   BYTE IN
   SEQUENCE DONE OUT : out std logic;
   SDA_OUT : out std_logic;
                 : out std_logic;
: in std_logic;
: in std_logic;
: out std_logic
   SCL OUT
   SDA IN
   SCL_IN
   ACK OUT
   );
end component;
component nx_i2c_readbyte
 generic (
   I2C_SPEED : unsigned(11 downto 0)
   );
 port (
   CLK_IN
                      : in std_logic;
   RESET_IN
                    : in std_logic;
   START IN
                      : in std logic;
                : out std_logic_vector(7 downto 0);
   BYTE_OUT
   SEQUENCE_DONE_OUT : out std_logic;
   SDA_OUT : out std_logic; SCL_OUT : out std_logic;
                    : in std_logic
   SDA_IN
   );
end component;
```

```
stdin
 Nov 25, 13 3:21
                                                                                 Page 156/185
-- ADC SPI Interface
component adc spi master
  generic (
    SPI SPEED : unsigned(7 downto 0)
    );
  port (
    CLK IN
                           : in
                                       std logic;
                          : in std_logic; : out std_logic;
    RESET_IN
    SCLK OUT
    SDIO_INOUT : inout std_logic;
CSB_OUT : out std_logic;
    INTERNAL_COMMAND_IN : in std_logic_vector(31 downto 0);
COMMAND_BUSY_OUT : out std_logic;
    COMMAND_BUSY_OUT : out std_logic;

SPI_DATA_OUT : out std_logic;

SPI_LOCK_IN : in std_logic;

SLV_READ_IN : in std_logic;

SLV_WRITE_IN : in std_logic;

SLV_DATA_OUT : out std_logic_vector(31 downto 0);

SLV_ACK_OUT : out std_logic_vector(31 downto 0);

SLV_ACK_OUT : out std_logic;
    SLV_NO_MORE_DATA_OUT : out std_logic;
    SLV_UNKNOWN_ADDR_OUT : out std_logic;
    DEBUG OUT
                  : out std logic vector(15 downto 0)
    );
end component;
component adc_spi_sendbyte
  generic (
    SPI_SPEED : unsigned(7 downto 0)
    );
  port (
    CLK IN
                         : in std logic;
    RESET_IN : in std_logic; START_IN : in std_logic;
                  : in std_logic_vector(7 downto 0);
    BYTE IN
    SEQUENCE DONE OUT : out std logic;
    SCLK OUT
                  : out std_logic;
    SDIO OUT
                         : out std logic
    );
end component;
component adc_spi_readbyte
  generic (
    SPI SPEED : unsigned(7 downto 0)
    );
  port (
    CLK_IN
                         : in std_logic;
    RESET_IN
                         : in std_logic;
    START IN
                         : in std_logic;
    BYTE_OUT : out std_logic_vector(7 downto 0);
    SEQUENCE DONE OUT : out std logic;
    SDIO_IN : in std_logic;
                         : out std logic
    SCLK OUT
    );
end component;
-- ADC Data Handler
```

Nov 25, 13 3:21	stdin	Page 157/185
component adc_ad9228 port (     CLK_IN     RESET_IN     CLK_ADCDAT_IN     RESTART_IN	<pre>: in std_logic; : in std_logic; : in std_logic; : in std_logic;</pre>	
ADC0_SCLK_IN ADC0_SCLK_OUT ADC0_DATA_A_IN ADC0_DATA_B_IN ADC0_DATA_C_IN ADC0_DATA_D_IN ADC0_DCLK_IN ADC0_FCLK_IN	<pre>: in std_logic; : out std_logic; : in std_logic;</pre>	
ADC1_SCLK_IN ADC1_SCLK_OUT ADC1_DATA_A_IN ADC1_DATA_B_IN ADC1_DATA_C_IN ADC1_DATA_D_IN ADC1_DCLK_IN ADC1_FCLK_IN	<pre>: in std_logic; : out std_logic; : in std_logic;</pre>	
ADC0_DATA_A_OUT ADC0_DATA_B_OUT ADC0_DATA_C_OUT ADC0_DATA_D_OUT ADC0_DATA_VALID_OUT	<pre>: out std_logic_vector(11 downto 0); : out std_logic;</pre>	
ADC1_DATA_A_OUT ADC1_DATA_B_OUT ADC1_DATA_C_OUT ADC1_DATA_D_OUT ADC1_DATA_VALID_OUT	<pre>: out std_logic_vector(11 downto 0); : out std_logic;</pre>	
	<pre>: out unsigned(7 downto 0); : out unsigned(7 downto 0); : out std_logic_vector(15 downto 0)</pre>	
clk_1 : in standard clkdiv_reset : in standard clk : cout standard clk : in standard	td_logic; td_logic; td_logic; td_logic; td_logic; td_logic; td_logic; td_logic; td_logic; td_logic_vector(4 downto 0); td_logic_vector(4 downto 0); td_logic_vector(19 downto 0); td_logic_vector(19 downto 0);	
component fifo_adc_48to48 port ( Data : in std_log	8_dc gic_vector(47 downto 0);	

```
stdin
 Nov 25, 13 3:21
                                                                      Page 158/185
    WrClock : in std_logic;
    RdClock : in std_logic;
    WrEn : in std logic;
    RdEn : in std_logic;
    Reset : in std_logic;
    RPReset : in std logic;
    0 : out std logic vector(47 downto 0);
    Empty : out std_logic;
Full : out std_logic
    );
end component;
-- TRBNet Registers
component nx_setup
 port (
    CLK IN
                       : in std_logic;
   CLK_IN : in std_logic;
RESET_IN : in std_logic;
I2C_COMMAND_OUT : out std_logic_vector(31 downto 0);
    I2C COMMAND BUSY IN : in std logic;
    I2C_DATA_IN : in std_logic_vector(31 downto 0);
    I2C_REG_RESET_IN : in std_logic;
    SPI COMMAND_OUT : out std_logic_vector(31 downto 0);
    SPI_COMMAND_BUSY_IN : in std_logic;
    SPI_DATA_IN : in std_logic_vector(31 downto 0);
    SPI_LOCK_OUT
                         : out std_logic;
                      : in std logic;
    SLV READ IN
   SLV_READ_IN
SLV_WRITE_IN
SLV_DATA_OUT
SLV_DATA_IN
SLQ_LOGIC;
SLV_DATA_IN
SLQ_LOGIC;
SLV_DATA_IN
Std_logic_vector(31 downto 0);
SLV_DATA_IN
Std_logic_vector(31 downto 0);
                  : in std_logic_vector(15 downto 0);
: out std_logic;
    SLV_ADDR_IN
    SLV ACK OUT
    SLV_NO_MORE_DATA_OUT : out std_logic;
    SLV UNKNOWN ADDR OUT : out std logic;
    DEBUG OUT
                        : out std_logic_vector(15 downto 0)
    );
end component;
component nx_control
 port (
    CLK_IN
                           : in std logic;
                           : in std_logic;
    RESET_IN
    PLL_NX_CLK_LOCK_IN
                         : in std_logic;
    PLL_ADC_DCLK_LOCK_IN : in std_logic;
    PLL_ADC_SCLK_LOCK_IN : in std_logic;
                           : out std_logic;
    I2C_SM_RESET_OUT
    I2C_REG_RESET_OUT
                           : out std_logic;
    NX_TS_RESET_OUT
                           : out std_logic;
                           : in std logic;
    I2C ONLINE IN
    OFFLINE_OUT
                           : out std_logic;
                           : in std_logic;
    SLV_READ_IN
                           : in std_logic;
    SLV_WRITE_IN
    SLV_DATA_OUT
                           : out std_logic_vector(31 downto 0);
                           : in std logic vector(31 downto 0);
    SLV DATA IN
    SLV_ADDR_IN
                           : in std_logic_vector(15 downto 0);
                           : out std_logic;
    SLV_ACK_OUT
    SLV_NO_MORE_DATA_OUT : out std_logic;
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 159/185
   SLV_UNKNOWN_ADDR_OUT
                         : out std_logic;
                          : out std_logic_vector(15 downto 0)
   DEBUG OUT
   );
end component;
component clock10MHz
 port (
   CLK : in std logic;
   CLKOP : out std logic;
   LOCK : out std logic
end component;
component fifo ts 32to32 dc
 port (
                 : in std logic vector(31 downto 0);
   Data
   WrClock
                 : in std_logic;
   RdClock
                 : in std logic;
   WrEn
                 : in std logic;
                 : in std_logic;
   RdEn
   Reset
                 : in std logic;
   RPReset.
                 : in std logic;
                 : out std_logic_vector(31 downto 0);
                 : out std_logic;
   Empty
   Full
                 : out std logic
   );
end component;
component fifo_44_data_delay
 port (
   Data
                 : in std logic vector(43 downto 0);
   Clock
                 : in std logic;
   WrEn
                 : in std_logic;
   RdEn
                 : in std logic;
                 : in std_logic;
   Reset
   AmEmptyThresh: in std logic vector(7 downto 0);
                 : out std logic vector(43 downto 0);
   Empty
                 : out std logic;
   Full
                 : out std logic;
   AlmostEmpty : out std logic
   );
end component;
component fifo 32 data
 port (
               : in std_logic_vector(31 downto 0);
   Data
   Clock
               : in std logic;
               : in std_logic;
   WrEn
               : in std logic;
   RdEn
               : in std_logic;
   Reset
               : out std_logic_vector(31 downto 0);
   WCNT
               : out std_logic_vector(10 downto 0);
               : out std logic;
   Empty
   Full
               : out std_logic;
   AlmostFull : out std logic
   );
end component;
component nx data receiver
 port (
                        : in std_logic;
   CLK_IN
   RESET IN
                        : in std logic;
```

```
stdin
 Nov 25, 13 3:21
                                                                  Page 160/185
   NX_DATA_CLK_TEST_IN : in std_logic;
   TRIGGER IN
                        : in std logic;
   NX TIMESTAMP CLK IN : in std logic;
                        : in std logic vector (7 downto 0);
   NX TIMESTAMP IN
                        : in std_logic;
   ADC_CLK_DAT_IN
   ADC FCLK IN
                        : in std logic vector(1 downto 0);
                        : in std logic vector(1 downto 0);
   ADC DCLK IN
   ADC_SAMPLE_CLK OUT
                       : out std logic;
                        : in std logic vector(1 downto 0);
   ADC A IN
                        : in std logic vector(1 downto 0);
   ADC B IN
                        : in std logic vector(1 downto 0);
   ADC_NX_IN
                        : in std logic vector(1 downto 0);
   ADC D IN
   ADC SCLK LOCK OUT
                       : out std logic;
   NX TIMESTAMP OUT
                        : out std logic vector(31 downto 0);
   ADC DATA OUT
                        : out std logic vector(11 downto 0);
   NEW DATA OUT
                        : out std logic;
   TIMESTAMP_CURRENT_IN : in unsigned(11 downto 0);
                       : in std logic;
   SLV READ IN
                        : in std_logic;
   SLV WRITE IN
   SLV_DATA_OUT
                        : out std_logic_vector(31 downto 0);
                        : in std_logic_vector(31 downto 0);
   SLV_DATA_IN
   SLV ADDR IN
                        : in std logic vector(15 downto 0);
   SLV ACK OUT
                       : out std_logic;
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV UNKNOWN ADDR OUT : out std logic;
   DEBUG OUT
                       : out std_logic_vector(15 downto 0)
   );
end component;
component nx_data_delay
 port (
   CLK IN
                        : in std logic;
   RESET_IN
                        : in std logic;
   NX FRAME IN
                        : in std logic vector(31 downto 0);
   ADC_DATA_IN
                        : in std_logic_vector(11 downto 0);
   NEW DATA IN
                        : in std logic;
   NX FRAME OUT
                        : out std logic vector(31 downto 0);
   ADC DATA OUT
                        : out std logic vector(11 downto 0);
   NEW DATA OUT
                        : out std logic;
   FIFO DELAY IN
                        : in std logic vector(7 downto 0);
   SLV READ IN
                        : in std logic;
   SLV_WRITE_IN
                        : in std logic;
   SLV_DATA_OUT
                        : out std logic vector(31 downto 0);
   SLV DATA IN
                        : in std logic vector(31 downto 0);
   SLV_ADDR_IN
                        : in std_logic_vector(15 downto 0);
   SLV ACK OUT
                        : out std_logic;
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV_UNKNOWN_ADDR_OUT : out std_logic;
                       : out std logic vector(15 downto 0)
   DEBUG OUT
   );
end component;
component nx data validate
 port (
                        : in std logic;
   CLK IN
                        : in std logic;
   RESET IN
                        : in std_logic_vector(31 downto 0);
   NX_TIMESTAMP_IN
   ADC_DATA_IN
                        : in std_logic_vector(11 downto 0);
   NEW DATA IN
                        : in std logic;
   TIMESTAMP_OUT
                        : out std_logic_vector(13 downto 0);
                       : out std_logic_vector(6 downto 0);
   CHANNEL_OUT
   TIMESTAMP_STATUS_OUT : out std_logic_vector(2 downto 0);
```

Nov 25, 13 3:21	stdin	Page 161/185
ADC_DATA_OUT DATA_VALID_OUT NX_TOKEN_RETURN_OUT NX_NOMORE_DATA_OUT SLV_READ_IN SLV_WRITE_IN SLV_DATA_OUT SLV_DATA_IN SLV_ADDR_IN SLV_ACK_OUT SLV_NO_MORE_DATA_OUT SLV_NO_MORE_DATA_OUT DEBUG_OUT ); end component;	<pre>: out std_logic; : in std_logic; : in std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(31 downto 0); : in std_logic_vector(15 downto 0); : out std_logic; : out std_logic;</pre>	
<pre>component nx_trigger_val:     generic (      BOARD_ID : std_logic_     );     port (</pre>		
CLK_IN RESET_IN DATA_CLK_IN TIMESTAMP_IN CHANNEL_IN TIMESTAMP_STATUS_IN ADC_DATA_IN NX_TOKEN_RETURN_IN NX_NOMORE_DATA_IN TRIGGER_BUSY_IN FAST_CLEAR_IN TRIGGER_BUSY_OUT TIMESTAMP_FPGA_IN DATA_FIFO_DELAY_OUT DATA_OUT DATA_OUT EVT_BUFFER_CLEAR_OUT EVT_BUFFER_FILL_IN HISTOGRAM_FILL_OUT HISTOGRAM_FILL_OUT HISTOGRAM_ADC_OUT SLV_READ_IN SLV_DATA_OUT SLV_DATA_OUT SLV_DATA_OUT SLV_DATA_OUT SLV_DATA_OUT SLV_DATA_OUT SLV_DATA_OUT SLV_DATA_OUT SLV_DATA_OUT SLV_NO_MORE_DATA_OUT SLV_NO_MORE_DATA_OUT SLV_NO_MORE_DATA_OUT SLV_UNKNOWN_ADDR_OUT DEBUG_OUT ); end component;	<pre>: in std_logic; : in std_logic; : in std_logic; : in std_logic; : out std_logic; : out std_logic; : out std_logic_vector(7 downto 0); : out std_logic_vector(31 downto 0); : out std_logic; : out std_logic_vector(6 downto 0); : out std_logic_vector(11 downto 0); : in std_logic; : out std_logic; : out std_logic; : out std_logic_vector(31 downto 0); : in std_logic_vector(31 downto 0); : in std_logic_vector(15 downto 0); : out std_logic; : out std_logic_vector(15 downto 0)</pre>	
<pre>component nx_event_buffer   generic (     BOARD_ID : std_logic_     );     rort (</pre>		
port ( CLK_IN	: in std_logic;	

```
stdin
 Nov 25, 13 3:21
                                                               Page 162/185
   RESET_IN
                          : in std_logic;
   RESET_DATA_BUFFER_IN
                          : in std_logic;
                          : in std logic;
   NXYTER OFFLINE IN
                          : in std logic vector(31 downto 0);
   DATA IN
                          : in std_logic;
   DATA_CLK_IN
                         : in std logic;
   EVT NOMORE DATA IN
                         : in std logic;
   LVL2_TRIGGER_IN
   FAST CLEAR IN
                         : in std logic;
   TRIGGER BUSY OUT
                         : out std logic;
                         : out std logic;
   EVT BUFFER FULL OUT
                         : out std_logic_vector(31 downto 0);
   FEE DATA OUT
                         : out std logic;
   FEE DATA WRITE OUT
   FEE DATA FINISHED OUT : out std logic;
   FEE_DATA_ALMOST_FULL_IN : in std_logic;
   SLV READ IN : in std logic;
   SLV WRITE IN
                         : in std logic;
   SLV_DATA_OUT
                         : out std_logic_vector(31 downto 0);
   SLV DATA IN
                         : in std logic vector(31 downto 0);
   SLV ADDR IN
                         : in std_logic_vector(15 downto 0);
                         : out std_logic;
   SLV_ACK_OUT
   SLV_NO_MORE_DATA_OUT
                         : out std_logic;
   SLV UNKNOWN ADDR OUT
                        : out std logic;
   DEBUG OUT
                          : out std_logic_vector(15 downto 0)
   );
end component;
component nx_histograms
 generic (
   BUS_WIDTH : integer;
   ENABLE
               : boolean
   );
 port (
   CLK_IN
                      : in std_logic;
   RESET IN
                     : in std logic;
   RESET HISTS IN : in std logic;
   CHANNEL_STAT_FILL_IN : in std_logic;
   CHANNEL_ID_IN
                  : in std_logic_vector(BUS_WIDTH - 1 downto 0);
   CHANNEL_ADC_IN
                     : in std logic vector(11 downto 0);
   SLV_READ_IN
                    : in std logic;
   SLV_WRITE_IN
                    : in std_logic;
   SLV_DATA_OUT
                    : out std_logic_vector(31 downto 0);
   SLV DATA IN
                    : in std logic vector(31 downto 0);
   SLV_ADDR_IN
                    : in std_logic_vector(15 downto 0);
   SLV_ACK_OUT
                     : out std_logic;
   SLV_NO_MORE_DATA_OUT : out std_logic;
   SLV_UNKNOWN_ADDR_OUT : out std_logic;
   DEBUG OUT
                    : out std_logic_vector(15 downto 0));
end component;
component ram_dp_128x32
 port (
   WrAddress : in std_logic_vector(6 downto 0);
   RdAddress : in std_logic_vector(6 downto 0);
              : in std_logic_vector(31 downto 0);
   Data
              : in std_logic;
   WE
              : in std_logic;
   RdClock
   RdClockEn : in std logic;
              : in std_logic;
   Reset
              : in std_logic;
   WrClock
   WrClockEn : in std logic;
```

```
stdin
Nov 25, 13 3:21
                                                                 Page 163/185
   Q
               : out std_logic_vector(31 downto 0)
   );
end component;
component level to pulse
 port (
   CLK IN
                  : in std logic;
               : in std_logic; : in std_logic;
   RESET IN
   LEVEL IN
   PULSE OUT
                : out std logic
   );
end component;
component pulse to level
 generic (
   NUM CYCLES: integer range 2 to 15
   );
 port (
   CLK_IN : in std_logic;
   RESET IN : in std logic;
   PULSE_IN : in std_logic;
   LEVEL_OUT : out std_logic
   );
end component;
component signal_async_to_pulse
 generic (
   NUM_FF : integer range 2 to 4
   );
 port (
            : in std_logic;
   CLK_IN
   RESET IN : in std logic;
   PULSE_A_IN : in std_logic;
   PULSE OUT : out std logic
   );
end component;
component signal async trans
 generic (
   NUM_FF : integer range 2 to 4
   );
 port (
   CLK_IN
            : in std_logic;
   RESET_IN : in std_logic;
   SIGNAL_A_IN : in std_logic;
   SIGNAL_OUT : out std_logic
   );
end component;
component pulse_dtrans
 generic (
   CLK_RATIO : integer range 2 to 15
   );
 port (
   CLK_A_IN : in std_logic;
   RESET_A_IN : in std_logic;
   PULSE A IN : in std logic;
   CLK_B_IN : in std_logic;
   RESET_B_IN : in std_logic;
   PULSE_B_OUT : out std_logic
```

```
stdin
                                                                   Page 164/185
 Nov 25, 13 3:21
   );
end component;
component Gray Decoder
 generic (
   WIDTH: integer range 2 to 32
 port (
    CLK IN
              : in std logic;
   RESET_IN : in std_logic;
GRAY_IN : in std_logic_vector(WIDTH - 1 downto 0);
   BINARY OUT : out std logic vector(WIDTH - 1 downto 0)
    );
end component;
component Gray Encoder
 generic (
   WIDTH: integer range 2 to 32
   );
 port (
   CLK_IN : in std_logic;
   RESET IN : in std logic;
   BINARY_IN : in std_logic_vector(WIDTH - 1 downto 0);
   GRAY_OUT : out std_logic_vector(WIDTH - 1 downto 0)
   );
end component;
component pulse_delay
 generic (
   DELAY: integer range 2 to 16777216);
   CLK_IN : in std_logic;
   RESET_IN : in std_logic;
   PULSE IN : in std logic;
   PULSE_OUT : out std_logic
   );
end component;
component pll_nx_clk250
 port (
   CLK : in std_logic;
   CLKOP : out std_logic;
   CLKOK : out std logic;
   LOCK : out std_logic
   );
end component;
component pll_adc_clk
 port (
   CLK : in std_logic;
   CLKOP : out std logic;
   LOCK : out std_logic
   );
end component;
component pll_adc_sampling_clk
 port (
   CLK
              : in std logic;
```

Nov 25, 13 3:21	stdin	Page 165/185
RESET : in std_logic; FINEDELB0 : in std_logic; FINEDELB1 : in std_logic; FINEDELB2 : in std_logic; FINEDELB3 : in std_logic; DPHASE0 : in std_logic; DPHASE1 : in std_logic; DPHASE2 : in std_logic; DPHASE3 : in std_logic; CLKOP : out std_logic; CLKOS : out std_logic; LOCK : out std_logic;		
end component;		
RESET_IN :  NX_MAIN_CLK_IN :  TIMESTAMP_SYNC_IN :  TRIGGER_IN :  TIMESTAMP_CURRENT_OUT :  TIMESTAMP_HOLD_OUT :  TIMESTAMP_TRIGGER_OUT :  SLV_READ_IN :  SLV_WRITE_IN :  SLV_DATA_OUT :  SLV_DATA_IN :  SLV_ACK_OUT :  SLV_ACK_OUT :  SLV_NO_MORE_DATA_OUT :  SLV_UNKNOWN_ADDR_OUT :	<pre>in std_logic; in std_logic; in std_logic; in std_logic; in std_logic; out unsigned(11 downto 0); out unsigned(11 downto 0); out std_logic; out std_logic; in std_logic; in std_logic; out std_logic;</pre>	
component nx_trigger_handler port (     CLK_IN     RESET_IN     NX_MAIN_CLK_IN     NXYTER_OFFLINE_IN     TIMING_TRIGGER_IN     LVL1_TRG_DATA_VALID_IN     LVL1_VALID_TIMING_TRG_IN     LVL1_VALID_TOTIMING_TRG_IN     LVL1_INVALID_TRG_IN     LVL1_TRG_TYPE_IN     LVL1_TRG_NUMBER_IN     LVL1_TRG_CODE_IN     LVL1_TRG_INFORMATION_IN     LVL1_INT_TRG_NUMBER_IN     LVL1_INT_TRG_NUMBER_IN     FEE_TRG_RELEASE_OUT     FEE_TRG_STATUSBITS_OUT     INTERNAL_TRIGGER_IN     TRIGGER_VALIDATE_BUSY_IN     LVL2_TRIGGER_BUSY_IN     VALID_TRIGGER_OUT     TIMESTAMP_TRIGGER_OUT     LVL2_TRIGGER_OUT     LVL2_TRIGGER_OUT     FAST_CLEAR_OUT		; ; ;

```
stdin
 Nov 25, 13 3:21
                                                                                   Page 166/185
    TRIGGER_BUSY_OUT
                                      : out std_logic;
    TRIGGER_TESTPULSE_OUT
                                     : out std_logic;
                                     : in std logic;
    SLV READ IN
    SLV WRITE IN
                                     : in std logic;
                                     : out std_logic_vector(31 downto 0);
    SLV_DATA_OUT
    SLV_DATA_IN
                                     : in std logic vector(31 downto 0);
    SLV ADDR IN
                                     : in std logic vector(15 downto 0);
    SLV ACK OUT
                                     : out std logic;
    SLV_ACK_UUI
SLV_NO_MORE_DATA_OUT
SLV_UNKNOWN_ADDR_OUT
                                    : out std logic;
                                     : out std logic;
    DEBUG OUT
                                     : out std_logic_vector(15 downto 0)
    );
end component;
component nx trigger generator
  port (
    CLK IN
                            : in std_logic;
    RESET_IN
    RESET_IN : in std_logic;
NX_MAIN_CLK_IN : in std_logic;
TRIGGER_IN : in std_logic;
    TRIGGER_OUT : out std_logic;
TS_RESET_OUT : out std_logic;
TESTPULSE_OUT : out std_logic;
                           : in std_logic_vector(31 downto 0);
    TEST_IN
    SLV_DATA_IN : in std_logic_vector(31 downto 0);
SLV_DATA_OUT : out std_logic_vector(31 downto 0);
SLV_DATA_IN : in std_logic_vector(31 downto 0);
SLV_ADDR_IN : in std_logic_vector(31 downto 0);
SLV_ACK_OUT : out std_logic_vector(15 downto 0);
SLV_ACK_OUT : out std_logic;
    SLV NO MORE DATA OUT : out std logic;
    SLV_UNKNOWN_ADDR_OUT : out std_logic;
    DEBUG_OUT
                       : out std_logic_vector(15 downto 0)
    );
end component;
component nx timer
  generic (
    CTR_WIDTH : integer range 2 to 32;
    STEP_SIZE : integer
    );
  port (
    CLK_IN
                      : in std_logic;
    RESET_IN : in std_logic;
    TIMER_START_IN : in unsigned(CTR_WIDTH - 1 downto 0);
    TIMER_DONE_OUT : out std_logic
    );
end component;
-- Simulations
component nxyter_timestamp_sim
  port (
                     : in std_logic;
    CLK_IN
    RESET_IN : in std_logic;
    TIMESTAMP_OUT : out std_logic_vector(7 downto 0);
```

```
stdin
  Nov 25, 13 3:21
                                                                                                                                                            Page 167/185
         CLK128_OUT
                                        : out std_logic
        );
end component;
type debug_array_t is array(integer range <>) of std_logic_vector(15 downto 0);
component debug multiplexer
   generic (
        NUM PORTS: integer range 1 to 32
    port (
       RESET_IN
                                                       : in std logic;
                                                        : in std logic;
        DEBUG LINE IN
                                                        : in debug array t(0 to NUM PORTS-1);
      DEBUG_LINE_OUT
SLV_READ_IN
SLV_WRITE_IN
SLV_DATA_OUT
SLV_DATA_IN
SLV_ADDR_IN
SLV_ACK_OUT
S
        DEBUG_LINE_OUT
        SLV_UNKNOWN_ADDR_OUT : out std_logic
        );
end component;
end package;
-- One nXyter FEB
_____
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
library work;
use work.trb net std.all;
use work.trb_net_components.all;
use work.trb3 components.all;
use work.nxyter components.all;
entity nXyter FEE board is
   generic (
        BOARD_ID : std_logic_vector(15 downto 0) := x"ffff"
        );
    port (
        CLK_IN
                                                                     : in std_logic;
        RESET IN
                                                                  : in std logic;
        CLK_NX_MAIN_IN
                                                                 : in std_logic;
        CLK_ADC_IN
                                                                 : in std_logic;
        PLL_NX_CLK_LOCK_IN
                                                               : in std_logic;
        PLL_ADC_DCLK_LOCK_IN : in std_logic;
                                                                 : in std_logic;
        NX_DATA_CLK_TEST_IN
        TRIGGER OUT
                                                                       : out std logic;
         -- I2C Ports
        I2C_SDA_INOUT
                                                                       : inout std_logic; -- nXyter I2C fdata line
                                                                       : inout std logic; -- nXyter I2C Clock line
         I2C SCL INOUT
                                                                      : out std_logic; -- reset nXyter I2C SMachine
        I2C_SM_RESET_OUT
                                                                       : out std_logic;
                                                                                                                   -- reset I2C registers
        I2C_REG_RESET_OUT
```

```
stdin
Nov 25, 13 3:21
                                                             Page 168/185
   -- ADC SPI
                            : out std logic;
   SPI SCLK OUT
   SPI_SDIO_INOUT
                            : inout std logic;
   SPI CSB OUT
                            : out std logic;
   -- nXyter Timestamp Ports
   NX DATA CLK IN
                            : in std logic;
   NX TIMESTAMP IN
                           : in std logic vector (7 downto 0);
                           : out std logic;
   NX RESET OUT
   NX_TESTPULSE_OUT
                           : out std logic;
   NX_TIMESTAMP_TRIGGER_OUT : out std_logic;
   -- ADC nXyter Pulse Hight Ports
  -- Input Triggers
   TIMING_TRIGGER_IN
                           : in std_logic;
                           : in std_logic;
   LVL1_TRG_DATA_VALID_IN
   LVL1 VALID TIMING TRG IN : in std logic;
   LVL1_VALID_NOTIMING_TRG_IN : in std_logic; -- Status + Info TypE
                         : in std logic;
   LVL1 INVALID TRG IN
   LVL1_TRG_TYPE_IN
                           : in std_logic_vector(3 downto 0);
   LVL1_TRG_NUMBER_IN
                           : in std_logic_vector(15 downto 0);
   LVL1_TRG_CODE_IN
                           : in std logic vector(7 downto 0);
   LVL1_TRG_INFORMATION_IN
                           : in std_logic_vector(23 downto 0);
                           : in std_logic_vector(15 downto 0);
   LVL1_INT_TRG_NUMBER_IN
   --Response from FEE
   FEE TRG RELEASE OUT
                           : out std logic;
   FEE_TRG_STATUSBITS_OUT
                           : out std logic vector(31 downto 0);
   FEE DATA OUT
                           : out std logic vector(31 downto 0);
   FEE DATA WRITE OUT
                           : out std logic;
   FEE DATA FINISHED OUT
                           : out std logic;
   FEE DATA ALMOST FULL IN : in std logic;
   -- TRBNet RegIO Port for the slave bus
   REGIO_DATA_OUT
                           : out std_logic_vector(31 downto 0);
   REGIO_READ_ENABLE_IN
                         : in std logic;
   REGIO_WRITE_ENABLE_IN : in std_logic;
   REGIO_TIMEOUT_IN
REGIO_DATAREADY_OUT
REGIO_WRITE_ACK_OUT
                           : in std logic;
                           : out std_logic;
                           : out std_logic;
   REGIO_NO_MORE_DATA_OUT
                           : out std_logic;
                           : out std logic;
   REGIO UNKNOWN ADDR OUT
   -- Debug Signals
   DEBUG_LINE_OUT
                           : out std_logic_vector(15 downto 0)
   );
end entity;
architecture Behavioral of nXyter FEE board is
```

Nov 25, 13 3:21	stdin	Page 169/185
Bus Handler constant NUM_PORTS	: integer := 13;	
signal slv_read signal slv_write signal slv_no_more_data signal slv_ack signal slv_addr signal slv_data_rd signal slv_data_wr signal slv_unknown_addr	: std_logic_vector(NUM_PORTS-1 d : std_logic_vector(NUM_PORTS-1 d : std_logic_vector(NUM_PORTS-1 d : std_logic_vector(NUM_PORTS*16- : std_logic_vector(NUM_PORTS*32- : std_logic_vector(NUM_PORTS*32- : std_logic_vector(NUM_PORTS*32- : std_logic_vector(NUM_PORTS*32-	ownto 0); ownto 0); ownto 0); ownto 0); 1 downto 0); 1 downto 0); 1 downto 0); ownto 0);
TDD Dogiator	<pre>: std_logic; : std_logic; : std_logic; : std_logic; : std_logic; : std_logic;</pre>	
NX Register Access signal i2c_lock signal i2c_command signal i2c_command_busy signal i2c_data signal spi_lock signal spi_command signal spi_command signal spi_data signal nxyter_online_i2c	<pre>: std_logic; : std_logic_vector(31 downto 0); : std_logic; : std_logic; : std_logic; : std_logic; : std_logic_vector(31 downto 0); : std_logic; : std_logic; : std_logic; : std_logic; : std_logic;</pre>	
SPI Interface ADC	: std_logic; : std_logic;	
Data Receiver signal adc_data_valid signal adc_new_data	: std_logic; : std_logic;	
signal new_timestamp signal new_adc_data signal new_data signal pll_sadc_clk_lock	<pre>: std_logic_vector(31 downto 0); : std_logic_vector(11 downto 0); : std_logic; : std_logic;</pre>	
signal new_adc_data_delayed signal new_data_delayed	<pre>: std_logic_vector(31 downto 0); : std_logic_vector(11 downto 0); : std_logic; : std_logic_vector(7 downto 0);</pre>	
Data Validate signal timestamp signal timestamp_channel_id signal timestamp_status signal adc_data signal data_valid	<pre>: std_logic_vector(13 downto 0); : std_logic_vector(6 downto 0); : std_logic_vector(2 downto 0); : std_logic_vector(11 downto 0); : std_logic;</pre>	

```
stdin
 Nov 25, 13 3:21
                                                              Page 170/185
 signal nx_token_return
                             : std_logic;
                             : std_logic;
 signal nx_nomore_data
 -- Trigger Validate
 signal trigger_data
                             : std_logic_vector(31 downto 0);
 signal trigger_data_clk
                            : std logic;
 signal event buffer clear : std logic;
 signal trigger_validate_busy : std_logic;
 signal validate nomore data : std logic;
 signal trigger_validate_fill : std_logic;
 -- Event Buffer
 signal trigger_evt_busy signal evt_buffer_full
                            : std logic;
                            : std_logic;
 signal fee_trg_statusbits_o : std_logic_vector(31 downto 0);
 signal fee_data_finished_o : std_logic;
 signal fee almost full i
                            : std logic;
 -- Trigger Handler
                            : std logic;
 signal trigger
 signal timestamp_trigger : std_logic;
 signal lvl2_trigger : std_logic;
 signal trigger_busy : std_logic; signal fast_clear : std_logic;
 signal fee_trg_release_o : std_logic;
 signal trigger testpulse
                            : std logic;
 -- FPGA Timestamp
 signal timestamp current
                            : unsigned(11 downto 0);
 signal timestamp_hold : unsigned(11 downto 0);
signal nx_timestamp_sync : std_logic;
 signal nx_timestamp_trigger_o : std_logic;
 -- Trigger Generatorg
 signal trigger intern
                            : std logic;
 signal nx_testpulse_o
                             : std logic;
 -- Debug Handler
 constant DEBUG NUM PORTS
                            : integer := 13;
 signal debug_line
                             : debug_array_t(0 to DEBUG_NUM_PORTS-1);
begin
-- DEBUG_LINE_OUT(0) <= CLK_IN;
-- DEBUG_LINE_OUT(15 downto 0) <= (others => '0');
-- See Multiplexer
-- Port Maps
 THE_BUS_HANDLER: trb_net16_regio_bus_handler
   generic map(
     PORT NUMBER
                       => NUM PORTS,
```

Nov 25, 13 3:21	stdin	Page 171/185
PORT_ADDRESSES	1 => x"0040", 2 => x"0500", 3 => x"0600", 4 => x"0060", 5 => x"0140", 6 => x"0120", 7 => x"0160", 8 => x"0400", 9 => x"0200", 10 => x"0800", 11 => x"0020",	NX Control Handler I2C Master Data Receiver Data Buffer SPI Master Trigger Generator Data Validate Trigger Handler Trigger Validate NX Setup NX Histograms Debug Handler Data Delay
PORT_ADDR_MASK	1 => 0, 2 => 5, 3 => 3, 4 => 0, 5 => 3, 6 => 4, 7 => 4, 8 => 5, 9 => 9, 10 => 9, 11 => 0,	NX Control Handler I2C master Data Receiver Data Buffer SPI Master Trigger Generator Data Validate Trigger Handler Trigger Validate NX Setup NX Histograms Debug Handler Data Delay
PORT_MASK_ENABLE	=> 1	
) port map(		
CLK RESET	=> CLK_IN, => RESET_IN,	
DAT_ADDR_IN DAT_DATA_IN DAT_DATA_OUT DAT_READ_ENABLE_IN DAT_WRITE_ENABLE_IN DAT_TIMEOUT_IN DAT_DATAREADY_OUT DAT_WRITE_ACK_OUT DAT_NO_MORE_DATA_OUT DAT_UNKNOWN_ADDR_OUT	=> REGIO_WRITE_ENA => REGIO_TIMEOUT_I: => REGIO_DATAREADY => REGIO_WRITE_ACK => REGIO_NO_MORE_D	BLE_IN, N, _OUT, _OUT, ATA_OUT,
All NXYTER Ports BUS_READ_ENABLE_OUT BUS_WRITE_ENABLE_OUT BUS_DATA_OUT BUS_DATA_IN BUS_ADDR_OUT BUS_TIMEOUT_OUT BUS_DATAREADY_IN BUS_WRITE_ACK_IN BUS_NO_MORE_DATA_IN BUS_UNKNOWN_ADDR_IN	<pre>=&gt; slv_read, =&gt; slv_write, =&gt; slv_data_wr, =&gt; slv_data_rd, =&gt; slv_addr, =&gt; open, =&gt; slv_ack, =&gt; slv_ack, =&gt; slv_no_more_dat. =&gt; slv_unknown_add</pre>	

```
stdin
Nov 25, 13 3:21
                                                                   Page 172/185
     -- DEBUG
     STAT_DEBUG
                                => open
     );
-- Registers
 nx control 1: nx control
   port map (
     CLK_IN
                              => CLK_IN,
     RESET IN
                              => RESET IN,
     PLL_NX_CLK_LOCK_IN
                              => PLL_NX_CLK_LOCK_IN,
     PLL_ADC_DCLK_LOCK_IN
                              => PLL_ADC_DCLK_LOCK_IN,
     PLL ADC SCLK LOCK IN
                              => pll sadc clk lock,
     I2C SM RESET OUT
                              => i2c sm reset o,
     I2C_REG_RESET_OUT
                              => i2c_reg_reset_o,
     NX_TS_RESET_OUT
                              => nx_ts_reset_1,
     I2C_ONLINE_IN
                              => nxyter_online_i2c,
     OFFLINE OUT
                              => nxyter offline,
                              => slv_read(0),
     SLV_READ_IN
                              => slv_write(0),
     SLV WRITE IN
                              => slv_data_rd(0*32+31 downto 0*32),
     SLV_DATA_OUT
                              => slv_data_wr(0*32+31 downto 0*32),
     SLV_DATA_IN
                              => slv_addr(0*16+15 downto 0*16),
     SLV_ADDR_IN
                              => slv_ack(0),
     SLV_ACK_OUT
     SLV_NO_MORE_DATA_OUT
                              => slv_no_more_data(0),
                              => slv unknown addr(0),
     SLV UNKNOWN ADDR OUT
                              => debug_line(0)
     DEBUG_OUT
     );
 nx_setup_1: nx_setup
   port map (
     CLK IN
                          => CLK IN,
     RESET IN
                          => RESET IN,
     I2C COMMAND OUT
                          => i2c command,
     I2C_COMMAND_BUSY_IN => i2c_command_busy,
     I2C_DATA_IN
                          => i2c_data,
     I2C_LOCK_OUT
                          => i2c lock,
     I2C ONLINE OUT
                          => nxyter_online_i2c,
     I2C_REG_RESET_IN
                          => i2c_reg_reset_o,
                          => spi_command,
     SPI_COMMAND_OUT
     SPI_COMMAND_BUSY_IN => spi_command_busy,
                          => spi_data,
     SPI_DATA_IN
                          => spi_lock,
     SPI_LOCK_OUT
     SLV_READ_IN
                          => slv_read(9),
     SLV_WRITE_IN
                          => slv_write(9),
                          => slv_data_rd(9*32+31 downto 9*32),
     SLV_DATA_OUT
                          => slv_data_wr(9*32+31 downto 9*32),
     SLV_DATA_IN
                          => slv_addr(9*16+15 downto 9*16),
     SLV_ADDR_IN
                          => slv_ack(9),
     SLV_ACK_OUT
     SLV_NO_MORE_DATA_OUT => slv_no_more_data(9),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(9),
     DEBUG OUT
                          => debug line(1)
     );
```

Nov 25, 13 3:21	stdin	Page 173/185
I2C master block for acc	essing the nXyter	
<pre>nx_i2c_master_1: nx_i2c_m generic map (     I2C_SPEED =&gt; x"3e8") port map (     CLK_IN     RESET_IN</pre>	=> CLK_IN, => RESET_IN,	
SDA_INOUT SCL_INOUT INTERNAL_COMMAND_IN COMMAND_BUSY_OUT I2C_DATA_OUT I2C_LOCK_IN SLV_READ_IN SLV_WRITE_IN	=> I2C_SDA_INOUT, => I2C_SCL_INOUT, => i2c_command, => i2c_command_busy, => i2c_data, => i2c_lock, => slv_read(1), => slv_write(1),	
SLV_DATA_OUT SLV_DATA_IN SLV_ACK_OUT SLV_NO_MORE_DATA_OUT	<pre>-&gt; slv_mire((1)*32+31 downto 1*32), -&gt; slv_data_wr(1*32+31 downto 1*32), -&gt; slv_ack(1), -&gt; slv_no_more_data(1), -&gt; slv_unknown_addr(1),</pre>	
DEBUG_OUT );	=> debug_line(2)	
	master => CLK_IN, => RESET_IN,	
SCLK_OUT SDIO_INOUT CSB_OUT INTERNAL_COMMAND_IN COMMAND_BUSY_OUT SPI_DATA_OUT SPI_LOCK_IN SLV_READ_IN SLV_WRITE_IN	<pre>=&gt; SPI_SCLK_OUT, =&gt; SPI_SDIO_INOUT, =&gt; SPI_CSB_OUT, =&gt; spi_command, =&gt; spi_command_busy, =&gt; spi_data, =&gt; spi_lock, =&gt; slv_read(4), =&gt; slv_write(4),</pre>	
SLV_DATA_IN SLV_ACK_OUT SLV_NO_MORE_DATA_OUT	<pre>=&gt; slv_data_rd(4*32+31 downto 4*32), =&gt; slv_data_wr(4*32+31 downto 4*32), =&gt; slv_ack(4), =&gt; slv_no_more_data(4), =&gt; slv_unknown_addr(4),</pre>	
DEBUG_OUT );	=> debug_line(3)	
FPGA Timestamp		
<pre>nx_fpga_timestamp_1: nx_f   port map (</pre>	pga_timestamp	

```
stdin
Nov 25, 13 3:21
                                                                   Page 174/185
     CLK_IN
                              => CLK_IN,
                              => RESET_IN,
     RESET_IN
                              => CLK NX MAIN IN,
     NX MAIN CLK IN
                              => nx ts reset o,
     TIMESTAMP SYNC IN
     TRIGGER_IN
                              => timestamp_trigger,
     TIMESTAMP CURRENT OUT
                              => timestamp current,
     TIMESTAMP HOLD OUT
                              => timestamp hold,
     TIMESTAMP_SYNCED_OUT
                              => nx timestamp sync,
     TIMESTAMP_TRIGGER_OUT
                              => nx timestamp trigger o,
     SLV READ IN
                              => open.
     SLV_WRITE_IN
                              => open,
     SLV_DATA_OUT
                              => open,
     SLV_DATA_IN
                              => open,
     SLV_ACK_OUT
                              => open,
     SLV_NO_MORE_DATA_OUT
                              => open,
     SLV UNKNOWN ADDR OUT
                              => open,
                              => debug line(4)
     DEBUG OUT
     );
-- Trigger Handler
 nx trigger handler 1: nx trigger handler
   port map (
     CLK IN
                               => CLK IN,
                               => RESET IN,
     RESET IN
     _.....N
NXYTER_OFFLINE_IN
     NX_MAIN_CLK_IN
                               => CLK_NX_MAIN_IN,
                                => nxyter_offline,
     TIMING_TRIGGER_IN
                                => TIMING_TRIGGER_IN,
     LVL1_TRG_DATA_VALID_IN
                                => LVL1_TRG_DATA_VALID_IN,
     LVL1 VALID TIMING TRG IN => LVL1 VALID TIMING TRG IN,
     LVL1_VALID_NOTIMING_TRG_IN => LVL1_VALID_NOTIMING_TRG_IN,
     LVL1_INVALID_TRG_IN
                                => LVL1 INVALID TRG IN,
     LVL1 TRG TYPE IN
                                => LVL1 TRG TYPE IN,
     LVL1_TRG_NUMBER_IN
                                => LVL1_TRG_NUMBER_IN,
     LVL1 TRG CODE IN
                                => LVL1 TRG CODE IN,
     LVL1_TRG_INFORMATION_IN
                                => LVL1_TRG_INFORMATION_IN,
     LVL1_INT_TRG_NUMBER_IN
                                => LVL1_INT_TRG_NUMBER_IN,
     FEE TRG RELEASE OUT
                                => FEE TRG RELEASE OUT,
     FEE_TRG_STATUSBITS_OUT
                                => FEE_TRG_STATUSBITS_OUT,
     INTERNAL_TRIGGER_IN
                                => trigger_intern,
     TRIGGER_VALIDATE_BUSY_IN
                                => trigger_validate_busy,
                                => trigger_evt_busy,
     LVL2_TRIGGER_BUSY_IN
     VALID_TRIGGER_OUT
                                => trigger,
     TIMESTAMP_TRIGGER_OUT
                                => timestamp_trigger,
                                => lvl2_trigger,
     LVL2_TRIGGER_OUT
                                => fast_clear,
     FAST_CLEAR_OUT
                                => trigger_busy,
     TRIGGER_BUSY_OUT
     TRIGGER_TESTPULSE_OUT
                                => trigger_testpulse,
                                => slv_read(7),
     SLV_READ_IN
     SLV_WRITE_IN
                                => slv_write(7),
     SLV_DATA_OUT
                                => slv_data_rd(7*32+31 downto 7*32),
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 175/185
     SLV_DATA_IN
                                 => slv_data_wr(7*32+31 downto 7*32),
                                 => slv_addr(7*16+15 downto 7*16),
     SLV_ADDR_IN
                                 => slv ack(7),
     SLV ACK OUT
                                 => slv no more data(7),
     SLV NO MORE DATA OUT
                                 => slv_unknown_addr(7),
     SLV_UNKNOWN_ADDR_OUT
     DEBUG OUT
                                 => debug line(5)
-- NX Trigger Generator
 nx_trigger_generator_1: nx_trigger_generator
   port map (
     CLK IN
                          => CLK IN,
                        => RESET_IN,
     RESET IN
     NX_MAIN_CLK_IN => CLK_NX_MAIN_IN,
     TRIGGER_IN => trigger_testpulse,
TRIGGER_OUT => trigger_intern,
TS_RESET_OUT => nx_ts_reset_2,
TESTPULSE_OUT => nx_testpulse_o,
     TEST_IN
                        => new_timestamp,
     SLV_NO_MORE_DATA_OUT => slv_no_more_data(5),
     SLV UNKNOWN ADDR OUT => slv unknown addr(5),
                          => debug_line(6)
     DEBUG_OUT
-- nXyter Data Receiver
 nx data receiver 1: nx data receiver
   port map (
     CLK_IN
                          => CLK IN,
     RESET IN
                        => RESET IN,
     NX_DATA_CLK_TEST_IN => NX_DATA_CLK_TEST_IN,
     TRIGGER_IN
                       => lvl2_trigger,
     NX_TIMESTAMP_CLK_IN => NX_DATA_CLK_IN,
     NX_TIMESTAMP_IN => NX_TIMESTAMP_IN,
     ADC_CLK_DAT_IN
                          => CLK_ADC_IN,
     ADC_FCLK_IN => ADC_FCLK_IN,
ADC_DCLK_IN => ADC_DCLK_IN,
     ADC_SAMPLE_CLK_OUT => ADC_SAMPLE_CLK_OUT,
                          => ADC_A_IN,
     ADC_A_IN
                          => ADC B IN,
     ADC B IN
                        => ADC NX IN,
     ADC_NX_IN
     ADC_D_IN
                          => ADC_D_IN,
     ADC_SCLK_LOCK_OUT
                        => pll_sadc_clk_lock,
                          => new_timestamp,
     NX_TIMESTAMP_OUT
                          => new_adc_data,
     ADC_DATA_OUT
     NEW DATA OUT
                          => new data,
```

```
stdin
Nov 25, 13 3:21
                                                                Page 176/185
     TIMESTAMP_CURRENT_IN => timestamp_current,
                         => slv read(2),
     SLV READ IN
                         => slv_write(2),
     SLV_WRITE_IN
                         => slv data rd(2*32+31 downto 2*32),
     SLV DATA OUT
     SLV DATA IN
                         => slv data wr(2*32+31 downto 2*32),
     SLV ADDR IN
                         => slv addr(2*16+15 downto 2*16),
     SLV ACK OUT
                         => slv ack(2),
     SLV NO MORE DATA OUT => slv no more data(2),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(2),
                         => debug line(7)
     DEBUG OUT
-- NX and ADC Data Delay FIFO
 nx_data_delay_1: nx_data_delay
   port map (
                         => new_timestamp_delayed,
                         => new adc data delayed,
                         => new_data_delayed,
                         => new_data_fifo_delay,
                         => slv_write(12),
     SLV_WRITE_IN
     SLV DATA OUT
                         => slv data rd(12*32+31 downto 12*32),
                         => slv_data_wr(12*32+31 downto 12*32),
     SLV_DATA_IN
     SLV ADDR IN
                         => slv addr(12*16+15 downto 12*16),
     SLV ACK OUT
                         => slv ack(12),
     SLV NO MORE DATA OUT => slv no more data(12),
     SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(12),
                         => debug line(8)
     DEBUG OUT
-- Timestamp Decoder and Valid Data Filter
 nx_data_validate_1: nx_data_validate
   port map (
     CLK_IN
                          => CLK_IN,
     RESET IN
                         => RESET_IN,
     NX TIMESTAMP IN
                         => new timestamp delayed,
                         => new_adc_data_delayed,
     ADC_DATA_IN
     NEW_DATA_IN
                          => new data delayed,
     TIMESTAMP_OUT
                          => timestamp,
     CHANNEL OUT
                          => timestamp_channel_id,
     TIMESTAMP STATUS OUT => timestamp status,
     ADC_DATA_OUT => adc_data,
                         => data_valid,
     DATA_VALID_OUT
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 177/185
     NX_TOKEN_RETURN_OUT
                           => nx_token_return,
     NX_NOMORE_DATA_OUT
                           => nx_nomore_data,
                           => slv read(6),
     SLV READ IN
     SLV_WRITE_IN
                           => slv_write(6),
                           => slv data rd(6*32+31 downto 6*32),
     SLV DATA OUT
     SLV DATA IN
                           => slv data wr(6*32+31 downto 6*32),
     SLV ADDR IN
                           => slv addr(6*16+15 downto 6*16),
     SLV ACK OUT
                           => slv ack(6),
     SLV NO MORE DATA OUT => slv no more data(6).
     SLV UNKNOWN ADDR OUT => slv unknown addr(6),
                           => debug line(9)
     DEBUG OUT
     );
-- NX Trigger Validate
 nx_trigger_validate_1: nx_trigger_validate
   generic map (
     BOARD ID => BOARD ID
   port map (
     CLK IN
                            => CLK IN,
     RESET IN
                            => RESET IN,
     DATA CLK IN
                            => data valid,
     TIMESTAMP_IN
                            => timestamp,
                            => timestamp_channel_id,
     CHANNEL IN
     TIMESTAMP STATUS IN
                            => timestamp status,
                            => adc data,
     ADC_DATA_IN
                            => nx_token_return,
     NX_TOKEN_RETURN_IN
     NX NOMORE DATA IN
                            => nx nomore data,
     TRIGGER IN
                            => trigger,
     TRIGGER BUSY IN
                            => trigger busy,
     FAST CLEAR IN
                            => fast clear,
                            => trigger_validate_busy,
     TRIGGER BUSY OUT
     TIMESTAMP_FPGA_IN
                            => timestamp hold,
                            => new data fifo delay.
     DATA FIFO DELAY OUT
     DATA_OUT
                            => trigger data,
     DATA CLK OUT
                            => trigger data clk,
     NOMORE_DATA_OUT
                            => validate_nomore_data,
     EVT_BUFFER_CLEAR_OUT
                            => event_buffer_clear,
     EVT_BUFFER_FULL_IN
                            => evt buffer full.
     HISTOGRAM_FILL_OUT
                            => trigger validate fill,
                            => trigger_validate_bin,
     HISTOGRAM_BIN_OUT
     HISTOGRAM_ADC_OUT
                            => trigger_validate_adc,
     SLV READ IN
                            => slv read(8),
                            => slv_write(8),
     SLV_WRITE_IN
                            => slv_data_rd(8*32+31 downto 8*32),
     SLV_DATA_OUT
                            => slv_data_wr(8*32+31 downto 8*32),
     SLV_DATA_IN
                            => slv_addr(8*16+15 downto 8*16),
     SLV_ADDR_IN
     SLV_ACK_OUT
                            => slv_ack(8),
                            => slv no more data(8),
     SLV NO MORE DATA OUT
     SLV_UNKNOWN_ADDR_OUT
                            => slv_unknown_addr(8),
     DEBUG OUT
                            => debug line(10)
```

```
stdin
Nov 25, 13 3:21
                                                                   Page 178/185
-- Data Buffer FIFO
 nx event buffer 1: nx event buffer
   generic map (
     BOARD ID => BOARD ID
   port map (
     CLK IN
                                => CLK IN,
                                => RESET IN.
     RESET IN
     RESET DATA BUFFER IN
                                => event buffer clear.
     NXYTER OFFLINE IN
                                => nxvter offline.
     DATA IN
                                => trigger data,
                                => trigger data clk,
     DATA CLK IN
     EVT NOMORE DATA IN
                                => validate nomore data.
     LVL2_TRIGGER_IN
                                => lvl2_trigger,
     FAST_CLEAR_IN
                                => fast clear,
     TRIGGER_BUSY_OUT
                                => trigger_evt_busy,
                                => evt_buffer_full,
     EVT_BUFFER_FULL_OUT
                                => FEE_DATA_OUT,
     FEE_DATA_OUT
     FEE DATA WRITE OUT
                                => FEE DATA WRITE OUT,
                                => FEE DATA FINISHED OUT,
     FEE DATA FINISHED OUT
     FEE_DATA_ALMOST_FULL_IN
                                => FEE_DATA_ALMOST_FULL_IN,
     SLV READ IN
                                => slv read(3),
     SLV WRITE IN
                                => slv write(3),
                                => slv_data_rd(3*32+31 downto 3*32),
     SLV_DATA_OUT
     SLV DATA IN
                                => slv data wr(3*32+31 downto 3*32),
                                => slv_addr(3*16+15 downto 3*16),
     SLV_ADDR_IN
     SLV ACK OUT
                                => slv ack(3),
     SLV NO MORE DATA OUT
                                => slv no more data(3),
     SLV UNKNOWN ADDR OUT
                                => slv unknown addr(3),
     DEBUG OUT
                                => debug line(11)
     );
 nx_histograms_1: nx_histograms
   generic map (
     BUS WIDTH => 7.
     ENABLE
                => false
   port map (
     CLK IN
                                 => CLK IN,
     RESET_IN
                                 => RESET IN,
                                 => '0',
     RESET_HISTS_IN
     CHANNEL STAT FILL IN
                                 => trigger validate fill,
                                 => trigger_validate_bin,
     CHANNEL_ID_IN
                                 => trigger validate adc.
     CHANNEL_ADC_IN
                                 => slv_read(10),
     SLV_READ_IN
     SLV_WRITE_IN
                                 => slv write(10),
                                 => slv data rd(10*32+31 downto 10*32),
     SLV DATA OUT
                                 => slv_data_wr(10*32+31 downto 10*32),
     SLV_DATA_IN
                                 => slv_addr(10*16+15 downto 10*16),
     SLV_ADDR_IN
     SLV ACK OUT
                                 => slv ack(10),
```

```
stdin
 Nov 25, 13 3:21
                                                                      Page 179/185
      SLV_NO_MORE_DATA_OUT
                                   => slv_no_more_data(10),
                                   => slv_unknown_addr(10),
      SLV_UNKNOWN_ADDR_OUT
                                   => debug line(12)
      DEBUG OUT
-- nXvter Signals
 nx_ts_reset o
                  <= nx_ts_reset_1 or nx_ts_reset_2;</pre>
 NX_RESET_OUT
                   <= not nx_ts_reset_o;</pre>
 NX TESTPULSE OUT <= nx testpulse o;
-- I2C Signals
  I2C SM RESET OUT <= not i2c sm reset o;
 I2C_REG_RESET_OUT <= not i2c_reg_reset_o;</pre>
-- Others
 NX_TIMESTAMP_TRIGGER_OUT <= nx_timestamp_trigger_o;
-- DEBUG Line Select
  debug_multiplexer_1: debug_multiplexer
    generic map (
      NUM PORTS => DEBUG NUM PORTS
    port map (
      CLK IN
                           => CLK IN,
      RESET_IN
                           => RESET_IN,
      DEBUG LINE IN
                         => debug line,
      DEBUG_LINE_OUT
                      => DEBUG_LINE_OUT,
                       => slv_read(11),
=> slv_write(11),
=> slv_data_rd(11
      SLV READ IN
      SLV_WRITE_IN
      SLV_DATA_OUT
                           => slv data rd(11*32+31 downto 11*32),
                           => slv_data_wr(11*32+31 downto 11*32),
      SLV_DATA_IN
                           => slv_addr(11*16+15 downto 11*16),
      SLV_ADDR_IN
      SLV_ACK_OUT
                           => slv_ack(11),
      SLV NO MORE DATA OUT => slv no more data(11),
      SLV_UNKNOWN_ADDR_OUT => slv_unknown_addr(11)
      );
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.nxyter_components.all;
entity pulse delay is
 generic (
    DELAY : integer range 2 to 16777216 := 100
```

```
stdin
 Nov 25, 13 3:21
                                                                    Page 180/185
 port (
   CLK_IN
                  : in std_logic;
                 : in std logic;
   RESET IN
                 : in std_logic;
   PULSE_IN
   PULSE OUT
                 : out std logic
end entity;
architecture Behavioral of pulse_delay is
 signal start timer x : unsigned(23 downto 0);
 signal start_timer : unsigned(23 downto 0);
 signal timer done
                     : std logic;
 signal pulse_o
                       : std logic;
  type STATES is (IDLE,
                 WAIT_TIMER
                 );
 signal STATE, NEXT STATE: STATES;
begin
 nx_timer_1: nx_timer
   generic map (
     CTR WIDTH => 24
   port map (
     CLK IN
                     => CLK IN,
     RESET IN
                     => RESET_IN,
     TIMER_START_IN => start_timer,
     TIMER DONE OUT => timer done
     );
 PROC_CONVERT_TRANSFER: process(CLK_IN)
   if( rising_edge(CLK_IN) ) then
     if ( RESET IN = '1' ) then
       start_timer <= (others => '0');
                      <= IDLE;
       STATE
      else
       start timer
                      <= start_timer_x;</pre>
       STATE
                      <= NEXT STATE;
     end if;
   end if;
 end process PROC_CONVERT_TRANSFER;
  PROC_CONVERT: process(STATE,
                       PULSE_IN,
                       timer_done
   constant TIMER_VALUE :
   unsigned(23 downto 0) := to_unsigned(DELAY - 1, 24);
 begin
   pulse_o
                          <= '0';
   case STATE is
     when IDLE =>
       if (PULSE_IN = '1') then
         start timer x <= TIMER VALUE;
```

```
stdin
Nov 25, 13 3:21
                                                                  Page 181/185
         pulse_o
                          <= '0';
                          <= WAIT_TIMER;
         NEXT_STATE
        else
                          <= (others => '0');
         start timer x
         pulse_o
                              <= '0';
         NEXT STATE
                          <= IDLE;
        end if;
      when WAIT TIMER =>
       start timer x
                          \leq (others \Rightarrow '0');
       if (timer_done = '0') then
                              <= '0';
         pulse o
         NEXT STATE
                         <= WAIT TIMER;
       else
         pulse o
                          <= '1';
                          <= IDLE;
         NEXT STATE
       end if;
   end case;
 end process PROC_CONVERT;
  -- Output Signals
 PULSE_OUT <= pulse_o;</pre>
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
use work.nxyter_components.all;
entity pulse_dtrans is
 generic (
   CLK RATIO: integer range 2 to 15:= 4
   );
 port (
   CLK_A_IN
              : in std_logic;
   RESET A IN : in std logic;
   PULSE_A_IN : in std_logic;
   CLK B IN : in std logic;
   RESET_B_IN : in std_logic;
   PULSE_B_OUT : out std_logic
   );
end entity;
architecture Behavioral of pulse_dtrans is
 signal pulse_a_l
                       : std logic;
                      : std_logic;
 signal pulse_b_o
begin
  -- Clock A Domain
 pulse_to_level_1: pulse_to_level
   generic map (
     NUM CYCLES => CLK RATIO
     )
   port map (
     CLK IN
                => CLK A IN,
```

```
stdin
 Nov 25, 13 3:21
                                                                  Page 182/185
     RESET_IN
                => RESET_A_IN,
     PULSE_IN
                => PULSE_A_IN,
     LEVEL_OUT => pulse_a_l
  -- Clock B Domain
  signal_async_to_pulse_1: signal_async_to_pulse
   generic map (
     NUM FF \Rightarrow 2
   port map (
     CLK IN
                => CLK B IN,
     RESET IN => RESET B IN,
     PULSE_A_IN => pulse_a_l,
     PULSE OUT => pulse b o
     );
 -- Outputs
 PULSE B OUT <= pulse b o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
use work.nxyter_components.all;
entity pulse to level is
 generic (
   NUM_CYCLES : integer range 2 to 15 := 4
 port (
   CLK IN
                 : in std logic;
   RESET IN
                 : in std logic;
   PULSE IN
                 : in std logic;
   LEVEL OUT
                 : out std logic
   );
end entity;
architecture Behavioral of pulse_to_level is
 signal start_timer_x : unsigned(4 downto 0);
 signal start_timer
                     : unsigned(4 downto 0);
 signal timer_done
                       : std_logic;
 signal level_o
                       : std_logic;
  type STATES is (IDLE,
                 WAIT_TIMER
                 );
 signal STATE, NEXT_STATE : STATES;
begin
 nx_timer_1: nx_timer
   generic map (
     CTR WIDTH => 5
```

stdin

```
stdin
 Nov 25, 13 3:21
                                                                   Page 183/185
   port map (
     CLK IN
                     => CLK IN,
     RESET IN
                     => RESET IN,
     TIMER_START_IN => start_timer,
     TIMER DONE OUT => timer done
  PROC CONVERT TRANSFER: process(CLK IN)
 begin
   if ( rising_edge(CLK_IN) ) then
     if (RESET IN = '1') then
        start_timer <= (others => '0');
        STATE
                      <= IDLE;
        start_timer <= start_timer_x;</pre>
        STATE
                      <= NEXT STATE;
     end if;
   end if;
  end process PROC_CONVERT_TRANSFER;
 PROC CONVERT: process(STATE,
                        PULSE IN.
                        timer_done
   constant TIMER_VALUE :
   unsigned(4 downto 0) := to_unsigned(NUM_CYCLES - 1, 5);
 begin
   case STATE is
     when IDLE =>
       if (PULSE_IN = '1') then
         level o
                          <= '1';
          start_timer_x <= TIMER_VALUE;</pre>
         NEXT STATE
                          <= WAIT TIMER;
        else
         level o
                          <= '0';
          start_timer_x <= (others => '0');
         NEXT STATE
                          <= IDLE;
        end if;
      when WAIT TIMER =>
        start timer x
                          <= (others => '0');
        if (timer_done = '0') then
         level o
                         <= '1';
         NEXT_STATE
                          <= WAIT TIMER;
        else
                          <= '0';
         level o
         NEXT_STATE
                          <= IDLE;
        end if;
   end case;
 end process PROC_CONVERT;
  -- Output Signals
 LEVEL_OUT <= level_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
```

```
stdin
 Nov 25, 13 3:21
                                                                    Page 184/185
use work.nxyter_components.all;
entity signal async to pulse is
 generic (
   NUM FF: integer range 2 to 4 := 2
 port (
    CLK IN
                 : in std logic;
   RESET_IN
                 : in std logic;
   PULSE_A_IN : in std_logic;
PULSE_OUT : out std_logic
end entity;
architecture Behavioral of signal_async_to_pulse is
 signal pulse_ff : std_logic_vector(NUM_FF - 1 downto 0);
 signal pulse o
                      : std logic;
begin
  -- Clock CLK_IN Domain
 PROC SYNC PULSE: process(CLK IN)
   if ( rising_edge(CLK_IN) ) then
      pulse_ff(NUM_FF - 1)
                                       <= PULSE_A_IN;
      if ( RESET IN = '1' ) then
       pulse_ff(NUM_FF - 2 downto 0) <= (others => '0');
        for i in NUM FF - 2 downto 0 loop
         pulse_ff(i)
                                       <= pulse_ff(i + 1);
        end loop;
      end if;
    end if;
  end process PROC_SYNC_PULSE;
  level_to_pulse_1: level_to_pulse
    port map (
      CLK IN => CLK IN,
      RESET IN => RESET IN,
      LEVEL_IN => pulse_ff(0),
      PULSE_OUT => pulse_o
      );
 -- Outputs
 PULSE_OUT
               <= pulse_o;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity signal_async_trans is
 generic (
    NUM FF: integer range 2 to 4 := 2
    );
 port (
    CLK IN
                 : in std logic;
```

```
stdin
Nov 25, 13 3:21
                                                                    Page 185/185
   RESET_IN
                 : in std_logic;
   SIGNAL_A_IN : in std_logic;
   SIGNAL OUT : out std logic
   );
end entity;
architecture Behavioral of signal_async_trans is
 signal signal_ff : std_logic_vector(NUM_FF - 1 downto 0);
signal signal_o : std_logic;
begin
 -- Clock CLK_IN Domain
 PROC_SYNC_SIGNAL: process(CLK_IN)
 begin
   if( rising_edge(CLK_IN) ) then
      signal_ff(NUM_FF - 1)
                                       <= SIGNAL_A_IN;
      if( RESET_IN = '1' ) then
       signal_ff(NUM_FF - 2 downto 0) <= (others => '0');
       for i in NUM_FF - 2 downto 0 loop
         signal_ff(i) <= signal_ff(i + 1);</pre>
       end loop;
      end if;
   end if;
 end process PROC_SYNC_SIGNAL;
 signal_o
                 <= signal ff(0);
-- Outpu Signals
 SIGNAL OUT
                  <= signal_o;
end Behavioral;
```