
Time
0
1 us
clk
D[3:0]
F
0
F
modo[1:0]
11
00
11
10
01
10
01
11
00
01
10
00
01
enable
Q[3:0]
0
C
D
sb_Q[3:0]
0
C
D
rco
sb_rco