
Time
0
1 us
clk
D[3:0]
modo[1:0]
enable
Q[3:0]
sb_Q[3:0]
rco
sb_rco