


Timing

John Tramel
CSULB CECS 360




Introduction

- The following discussion was originally directed toward ASIC design. In performing modern digital design with FPGAs the concepts and discussions apply equally well.
- Successful implementation of digital design requires that the design be coded with 'synthesizable HDL', that a proper verification of the design be performed using a simulator, and once the design has been translated into gates the design needs to be analyzed in order to ensure that it will work at speed (meet timing).

FPGA Design Flow Overview


The ISE® design flow comprises the following steps: design entry, design synthesis, design implementation, and Xilinx® device programming. Design verification, which includes both functional verification and timing verification, takes place at different points during the design flow. This section describes what to do during each step. For additional details on each design step, click on a link below the following figure.



Design Flow Discussion

- The design flow documented by Xilinx has several distinct stages - Design, verification, implementation, programming
- Each of these stages requires detailed development in order to master the art of designing modern digital circuits
- The focus of this discussion is the step under design implementation referred to as Static Timing Analysis (STA)

The Need for Timing Analysis



- When every a clock occurs there is a finite amount of time from the clock edge until the Q on the output of the flop is stable. Then all of the Qs feeding the array of gates must propagate through, and then the input must be stable before the setup requirement.
- When the many thousands of paths that are produced within a digital design are considered the need for an automated approach to verifying that the design meets the given timing constraints becomes readily apparent


Timing Models

- When functionally verifying the behavior of a digital circuit using a simulator the designer relies on the tools to provide the logical abstractions, models, of the devices
- The functional models utilized for gates do not include any concept of timing. The flops by definition are only updated on the active edge of the clock so there is the passing of time inferred by waiting for a clock edge
- When verifying the timing of a digital circuit the designer must also rely on the tools for the timing abstractions of the devices used as well as the interconnections between those devices
- The models utilized for timing analysis include the intrinsic delays of the devices themselves but must also provide a means to include the timing delays incurred by the interconnects in the design

Accurate Model Considerations

$\text{Out} = \neg(a \ \& \ b);$

Logic Statement
for NAND gate




- Above may be seen the representation of a NAND gate utilized when modeling HDL. On the right is a representation of the resultant circuit that demonstrates that not only will there be a delay through the gate itself but there will be added delay generated by the charging and discharging of the parasitic capacitor through the resistors.
- The accuracy of the timing model is essential to the successful implementation of the final device.

Timing Models Accuracy

- In order for all contributors to be considered the final timing analysis should be done on the design that has not only been synthesized (mapped to gates) but has also been placed and routed.
- The 'post-map' analysis performed by Xilinx tools is still an approximation of the final timing. This is because all of the elements that comprise the design have yet to be placed onto the FPGA itself and interconnected (Placed And Routed (PAR))
- PAR may be performed considering timing (timing-driven PAR) or ignoring timing (non-timing-driven PAR)

Components of Circuit Delay



- The switching delay begins with the output driving the circuit. It will require time to reach a zero or a one. The gate delays are characterized by the manufacturer. The trace (path) delay is most accurate at post layout. The arrival of the desired value on the output is also affected by the number of loads on the outputs (fanout).

Pre-layout Timing

- HDL modeling may be done at two different levels: RTL and gate level
- As mentioned earlier, RTL models are written to implement the desired logical functionality with no regard to the physical delays through them
- Gate level models, also known as library models, are written so that the functionality is defined with Verilog primitives (built-in and user defined).
- The library models have the 'hooks' to add physical delays to the models (specify blocks)

RTL Level Modeling

```
reg out;
```

```
always @(*)
```

```
    out = (~I1 & ~I2);
```


- When writing HDL at the RTL level the only consideration of time is the clock period
- This is brought into consideration because the flops that hold the state in the design are always updated on the same edge of the clock (ie. posedge clk)
- The functions defined (gates) never have any reference to time are assumed (for the time being) to be ideal circuits (no propagation delay)

Gate Level Modeling



AND2B2

Primitive: 2-Input AND Gate with Inverted Inputs



```
module test (A,B,Y);
```

```
input  A, B;
```

```
output Y;
```

```
AND2B2 and2b2_1 (
```

```
    .I1(A),
```

```
    .I2(B),
```

```
    .O(Y)
```

```
);
```

```
endmodule
```

- Within the Spartan 3E library there are many models that may be instantiated to build a design
- In 201 you learned how to create a schematic by placing the symbols on a page and then interconnecting them as desired
- Verilog allows you to essentially create the same low-level design by instantiating the library cells directly into the Verilog model
- When the synthesis tool generates the netlist it will produce a design with the same logic functionality that is composed of interconnected library model instantiations

Timing in RTL Code


- For modeling purposes it is possible to assign delays to RTL code
- Examples of RTL code that may have delays are Bus Models (BFMs), Memory Models, I/O
- This type of modeling is performed when it is necessary to interface to a block that is not modeled in RTL. An example is the external SRAM on the Diligent board that the FPGA is capable of communicating with.
- The designer wants to know if the interface they have designed to communicate to the memory will work before the FPGA is programmed and the interface is tested.

Bus Functional Model (BFM)

```

1
2
3  File Name: cellram.v
4  Model: BUS Functional
5  Simulator: Model Technology
6
7  Dependencies: cellram_parameters.vh
8
9  Author: Micron Technology, Inc.
10 Email: model.support@micron.com
11
12 Description: Micron 128Mb CellularRAM 2.0 (Async / Burst)
13
14 Disclaimer: This software code and all associated documentation, contents
15 or other information (collectively "Software") is provided
16 "AS IS" without warranty of any kind. MICRON TECHNOLOGY, INC.
17 ("MTI") EXPRESSLY DISCLAIMS ALL WARRANTIES EXPRESS OR IMPLIED,
18 INCLUDING BUT NOT LIMITED TO, NON-INFRINGEMENT OF THIRD PARTY
19 RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
20 FOR ANY PARTICULAR PURPOSE. MTI DOES NOT WARRANT THAT THE
21 SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF
22 THE SOFTWARE WILL BE UNINTERRUPTED OR ERROR-FREE. FURTHERMORE,
23 MTI DOES NOT MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE
24 RESULTS OF THE USE OF THE SOFTWARE IN TERMS OF ITS CORRECTNESS,
25 ACCURACY, RELIABILITY, OR OTHERWISE. THE ENTIRE RISK ARISING OUT
26 OF USE OR PERFORMANCE OF THE SOFTWARE REMAINS WITH YOU. IN NO
27 EVENT SHALL MTI, ITS AFFILIATED COMPANIES OR THEIR SUPPLIERS BE
28 LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, INCIDENTAL, OR
29 SPECIAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS
30 OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION)
31 ARISING OUT OF YOUR USE OF OR INABILITY TO USE THE SOFTWARE,
32 EVEN IF MTI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
33 Because some jurisdictions prohibit the exclusion or limitation
34 of liability for consequential or incidental damages, the above
35 limitation may not apply to you.
36
37 Copyright 2000 Micron Technology, Inc. All rights reserved.
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
```


Timing in RTL Code



- During simulation the behavior of the external SRAM is captured in a Bus Functional Model for simulation

Bus Functional Model Requirement

Figure 13: Configuration Register WRITE, Synchronous Mode Followed by READ ARRAY Operation



- External interfaces have complex timing that must be met if the designer wants their FPGA to interface properly

Bus Functional Model Design

```

`ifndef RDIMM
  initial if (DEBUG) $display("%m: RDIMM");

  input          ck      ;
  input          ck_n    ;
  input [3:0]     s_n     ;
  inout [7:0]     cb      ;
  input [2:0]     sa      ; // no connect

  wire [1:0]      rck      = {2{ck}};
  wire [1:0]      rck_n    = {2{ck_n}};
  reg  [3:0]      rs_n     ;
  reg             rras_n   ;
  reg             rcas_n   ;
  reg             rwe_n    ;
  reg [2:0]       rba      ;
  reg [15:0]      raddr     ;
  reg [3:0]       rcke     ;
  reg [3:0]       rodt     ;

  always @(negedge reset_n or posedge ck) begin
    if (!reset_n) begin
      rs_n    <= #(500) 0;
      rras_n  <= #(500) 0;
      rcas_n  <= #(500) 0;
      rwe_n   <= #(500) 0;
      rba     <= #(500) 0;
      raddr   <= #(500) 0;
      rcke    <= #(500) 0;
      rodt    <= #(500) 0;
    end else begin
      rs_n    <= #(500) s_n ;
      rras_n  <= #(500) ras_n;
      rcas_n  <= #(500) cas_n;
      rwe_n   <= #(500) we_n ;
      rba     <= #(500) ba  ;
    end
  end

```

- The Verilog for a BFM looks similar to the HDL that we design but closer inspection reveals that there are added delays included along with timing constraint checks that will notify the user if any of the interface signals (from FPGA design) are switching improperly
- This approach makes integration with the hardware much easier

Verilog Language Capabilities Include Specifying Delays

- Always remember that Verilog is a general purpose digital modeling language
- There are many capabilities of the language that are not utilized when designing RTL
- When creating test environments, including BFM's, it is acceptable to utilize all of the capabilities of the language
- One example of such a capability is including delays in the definition of the Verilog code

Specifying Delays

- When modeling for synthesis we will never model a physical delay with a continuous assignment
- When writing test benches or BFM's it is perfectly acceptable to do so
- Delays may be specified using both continuous assignments and procedural assignments as well
- Delays may be a set period of time - '#10' or it may be a delay for an event '@(posedge acknowledge);'

Specifying Delays - Continuous Assignments

```
1  `timescale 1ns/10ps
2
3  module doit (a, b, c, y);
4
5  input a, b, c;
6
7  output y;
8
9  wire y;
10
11 assign #5 y = a | b | c;
12
13 endmodule
```

- Delays in a continuous assignment may be interpreted as “when any of the inputs switch, wait 5ns and update the output”

Specifying Delays - Continuous Assignments Considering the Behavior when Simulating

```
module doit_tb;

    // Inputs
    reg a;
    reg b;
    reg c;

    // Outputs
    wire y;

    // Instantiate the Unit Under Test (UUT)
    doit uut (
        .a(a),
        .b(b),
        .c(c),
        .y(y)
    );

    initial begin
        // Initialize Inputs
        a = 0;
        b = 0;
        c = 0;

        // Wait 100 ns for global reset to finish
        #50 a = 1;
        #3 a = 0;

        #50 b = 1;
        #3 b = 0;


        #50 c = 1;
        #3 c = 0;

        #50 a = 1;
        b = 1;
        c = 1;

    end

endmodule
```

- The test bench to the left will switch a, b and c for only 3 ns and then later sets them and leaves them set
- Can you explain the behavior of the simulation?




Explanation

- How the simulator works should be understood and may be controlled to behave the way the designer needs it to
- In the preceding example the inputs switch 0-1-0 in 3 ns which is less than the 5 ns delay imposed by the continuous assignment
- **Inertial delay** models only propagate signals to an output after the input signals have remained unchanged (been stable) for a time period equal to or greater than the propagation delay of the model. If the time between two input changes is shorter than a procedural assignment delay, a continuous assignment delay, or gate delay, a previously scheduled but unrealized output event is replaced with a newly scheduled output event.
- **Transport delay** models propagate all signals to an output after any input signals change. Scheduled output value changes are queued for transport delay models.

Specifying Delays - Procedural Assignments

- Within a procedural block, designated by 'always' or 'initial', there are two types of assignment operators that are dealt with differently by the simulator
- A 'blocking assignment operator (=)' means that the simulator is blocked from moving on to any subsequent statements until the present assignment is completed
- In the following example the simulator will wait for the positive edge of the clock, then wait 2 time units, evaluate d, and assign q1, wait 2 more time units, evaluate d, and assign q2, and then wait 3 time units, evaluate d, and assign q3.

```
always @(posedge clk)
begin
#2 q1 = d;
#2 q2 = d;
#3 q3 = d;
end
```




Specifying Delays - Procedural Assignments - Intra-Assignment Delays

- An intra-assignment delay will, upon execution, immediately evaluate the input signals and determine the value of the output signal. It will then wait the specified time and update the LHS
- The behavior is not intuitive and should be avoided unless thoroughly understood

```
always @(posedge clk)
begin
    q3 = #2 d;
    q4 = #2 d;
end

always @(posedge clk)
begin
    d <= ~d;
end
```



Specifying Delays - Procedural Assignments - Nonblocking Assignments

- When modeling sequential logic, flops, you should always utilize the nonblocking procedural assignment operator '`<=`'
- This causes the simulator to evaluate the RHS of all expressions and then assigning the results to the LHS
- This allows the designer to model the digital circuit with the assurance that the synthesized gate-level representation of the design will behave the same as the simulation. This is a **major goal** when performing digital simulation - we want the simulation to behave exactly the way that the hardware will behave

The Verilog Specify Block

- In modeling digital circuits with Verilog we have stressed the importance of the **module**. Within the module we have the name, port list, input/output declarations, and the definition of variables. I refer to this as the **header** portion of the module.
- The second (and last so far) section of the module has been the declaration of the functionality of the module. We have seen that the functionality may be 1) directly instantiated modules, 2) continuous assignments, or 3) procedural blocks. I refer to this as the **functionality** portion of the module.
- The third available option for a module is the specify block (**specify/endspecify**) where the switching characteristics of the module are defined.
- Specify blocks are found in libraries and Bus Functional Models.

Specify Block Delays

- Delays in a specify block are defined with respect to module inputs and module outputs
- The specify block allows the definition of delays both as a strict propagation delay or as delays dependent on the values of other inputs
- The specify block is also the home for Verilog timing constraints that enforce timing relationships (setup/hold for example) and will notify the user when one of the timing constraints has been violated.

Specify Block Example

- Assume a synchronous memory model is to be written
- The memory model will have to deal with two issues:
1) the correct functionality of the memory and 2)
ensuring that the interface timing to the memory has
been implemented properly
- The functionality will be defined using the complete
shopping list of Verilog constructs (not synthesized)
- The interface timing will be enforced through the
specify block included in the memory model

Memory Description




Fig. 3.11 Partial Timing Diagram for a Synchronous RAM

- The timing diagram documents how the interface signals need to switch in order for the memory to function properly
- The timing diagram is full of timing dependencies that serve as requirements to the implementation of the interface in order for it to function properly

Memory Description

Table 3.1 Synchronous Memory Timing Parameters

Parameter	Time (ns)	Parameter	Time (ns)
Tclk_period	20	Tclk_data_valid	9
Tclk_high_min	9	T0_to_z	0.1
Tclk_low_min	7	Tz_to_1	0.3
Taddr_clk_setup	4	T1_to_z	0.1
Taddr_clk_hold	3	Tz_to_0	0.2
Tsel_clk_setup	4	Trise	0.5
Tsel_clk_hold	12	Tfall	0.3

- Each of the timing dependencies is defined as parameters and those parameters are given a numerical value (in real design most likely in terms of minimum/maximum)

Memory Description Explanation

- The timing diagram documents how the interface signals need to switch in order for the memory to function properly
- The timing diagram is full of timing dependencies that serve as requirements to the implementation of the interface in order for it to function properly
- Each of the timing dependencies is defined as parameters and those parameters are given a numerical value (in real design most likely in terms of minimum/maximum)

Memory Model - Functionality

```
1. module RAM (clk, addr, data, sel, rw);
2.
3.   input          clk;
4.   input [15:0]   addr;
5.   inout [15:0]   data;
6.   input          sel, rw;
7.
8.   reg [15:0]      mem_array [0:65536], data_internal;
9.   reg            tprob;
10.
11.  // data bus tri-state. Bi-directional.
12.  assign data = (sel) ? data_internal : 16'bz;
13.
14.  // Always statement that does the actual read and write
15.  always @ (posedge clk)
16.  begin
17.    // read memory
18.    if ((rw === 1'b1) && (sel === 1'b1))
19.      data_internal = mem_array [addr[15:0]];
20.
21.    // write memory
22.    if ((rw === 1'b0) && (sel === 1'b1))
23.      mem_array [addr[15:0]] = data;
24.  end
25.
```


Memory Model - Timing

```
26. // The specify block where all the timing and verification is
    placed.
27. /*****/
28. specify
29. // define timing parameters
30.   specparam Tclk_period = 20;
31.   specparam Tclk_high_min = 9;
32.   specparam Tclk_low_min = 7;
33.   specparam Taddr_clk_setup = 4;
34.   specparam Taddr_clk_hold = 3;
35.   specparam Tsel_clk_setup = 4;
36.   specparam Tsel_clk_hold = 12;
37.   specparam Tclk_data_valid = 9;
38.   specparam Trise = 0.5;
39.   specparam Tfall = 0.3;
40.   specparam T0_to_z = 0.1
41.   specparam Tz_to_1 = 0.3
42.   specparam T1_to_z = 0.1
43.   specparam Tz_to_0 = 0.2
44.
45.   // declare module path and apply delay
46.   (if sel) (posedge clk *> data) = (Tclk_data_valid + Trise,
47.                                     Tclk_data_valid + Tfall, 0, 0, 0, 0);
48.
49.   (negedge sel *> data) = (0, 0, T0_to_z, 0, T1_to_z, 0);
50.   (posedge sel *> data) = (0, 0, 0, Tz_to_1, 0, Tz_to_0);
51.
52. // do timing verification like set & hold, etc.
53. $period (posedge clk, Tclk_period, tprob);
54. $width (posedge clk, Tclk_high_min, 0, tprob);
55. $width (negedge clk, Tclk_low_min, 0, tprob);
56.
57. $setup (addr, posedge clk, Taddr_clk_setup, tprob);
58. $hold (addr, posedge clk, Taddr_clk_hold, tprob);
59.
60. $setphold (sel, posedge clk, Tsel_clk_setup, Tsel_clk_hold,
    tprob);
61.
62. endspecify
63.
64. // Report the time of every timing violation
65. always @ (tprob)
66. begin
67.     $display ("%0d: "Timing violation found", $time);
68. end
69.
70. end module
```

Timing checks are performed in the specify block. They verify the period of the clock, the width HIGH/LOW (duty cycle) along with setup and hold. If violated they send an error message to the log file.

Timing in Gate-Level Code

Gate Level Code Timing

- HDL languages can simulate a design on the 'gate level' where every gate is instantiated in a net list
- Most designs don't start at the gate level but at the RTL level and then go through the synthesis process to produce the gate level setlist
- Gate level simulations are used to verify the logical correctness of the new representation and also provides a means for verifying the timing capabilities of the design

Synthesis and Timing Constraints

- The goal of synthesis is to produce a logically correct circuit from the RTL that will meet the timing requirements
- The logical implementation is checked by simulation but more efficiently by Logical Equivalence Checking
- The basic concern with the resultant net list is whether or not it will meet the system timing requirements
- Inputs to the synthesis process that help to ensure the results are referred to as 'timing constraints'

Synthesis Priorities

- Different designs may have different design goals: low-power, high-speed, small-area
- Design Rule Constraints (DRCs) impose rules on the synthesis process by the physical limitations of the technology library chosen to implement the design
- Examples of DRCs are: max fanout per gate, max transition time of a signal, max capacitance per net
- The designer specifies optimization constraints to control speed, area and power


Design Rule Constraints

- The synthesis tool attempts to meet the user constraints and the DRCs. When it is close the tool will enforce the DRCs over the user constraints
- If DRCs can not be met then the designer must change the target technology or redesign
- Many companies will have the designers build in their own margins when defining the constraints. This is intended to add a level of confidence to the resultant design.

Compiler Commands for DRC Limits

- **set_max_fanout**: limits the number of loads on output
- **set_max_transition**: limits the RC delays on nets
- **set_max_capacitance**: limits interconnect capacitance
- Once all DRCs are met the synthesis tool works to optimize the design. Most typically speed. The synthesis tool uses a timing analyzer to perform this


Optimization Constraints - Input Delays



- Assign input delay to 2 ns will assign the delay to inputs a, b, c & d

- This process is intended to be applied to synchronous designs.
- The clock tree at this stage is considered to be ideal
- **create_clock**: sets clock period and duty cycle
- **set_input_delay**: inputs must be characterized in order to meet internal timing. This command helps synthesis meet timing.

Optimization Constraints - Output Delays



- Assign output delay to 5 ns will assign the delay to outputs Out1 & Out2
- **set_output_delay**: Delay out increased by the amount defined.
- **set_max_delay**: Timing constraints set on combinational paths
- **set_max_area**: area of gates and interconnects (wires) limited


Gate and Wire-Load Models

- Synthesis tool calculates delays using the models of the gates and the timing model of the interconnect - 'wire-load' model
- The gate models are found in the target library
- The wire-load models are estimates based on the anticipated length of an interconnect
- As designs progress through the design process the accuracy of the wire-load models improve

Standard Delay Format (SDF) File

- The standard delay format file specifies delays
- Tools use the SDF file to pass timing on from one stage to another
- The command to read in an SDF file is `$sdf_annotate`
- The library components of the synthesized net list become the structure that is populated by the data contained in the SDF file

SDF Example



```

(DELAYFILE
// Start of the sdf header. This file contains all typical data
(SDFVERSION "1.0")
(DESIGN "test")

(Date "Monday January 30 08:30:33 PST 1999")
(VENDOR "Intrinsix Corp.")
(PROGRAM "delay_find_forward")
(VERSION "3.6")
(DIVIDER /)
(VOLTAGE 5.0:5.0:5.0)
(PROCESS "typical")
(TEMPERATURE 85:85:85)
(TIMESCALE 1ns)

// The intrinsic delays of each cell used in the design. Equivalent
// to gate delays.

(CELL
  (CELLTYPE "test")
  (INSTANCE s0)
  (TIMINGCHECK
    (PATHCONSTRAINT s1/c1/i1 // start node
      s1/c1/z // intermediate nodes
      s1/c2/z
      s2/c1/z
      s2/c2/z // end node
      (3.76:3.76:3.76) (3.44:3.44:3.44)) // times
    (PATHCONSTRAINT s1/c2/i2 // start node
      s2/c1/z
      s2/c2/z // end node
      (2.65:2.65:2.65) (2.52:2.52:2.52)) // times
    (PATHCONSTRAINT s2/c2/i2 // start node
      s2/c2/z // end node
      (1.54:1.54:1.54) (1.33:1.33:1.33)) // times
  ))

```

Synthesis Tips

- Are the constraints realistic?
- Have false paths and multi cycle paths been identified?
- Have minimum and maximum delays been set for all asynchronous paths?
- Do the timing violations require a change in architecture?
- Can minor timing problems be solved with incremental compiles? (each iteration performs an optimization which may allow the tool to converge on a solution)