
DIGITAL SYSTEM DESIGN APPLICATIONS

(CRN: 11275)

THE REPORT OF PROJECT - 1



Faculty of Electrical and Electronics Engineering
Electronics and Communication Engineering


Yusuf Tekin - 040200043

Bora Kıran – 040210069

Hamming Weight Calculator using Parallel Counters

Algorithm Explanation: The design slices 32-bit inputs into 4-bit length pieces. Each part goes into a custom counter that counts the number of ones (hamming weight). Outputs of the custom counters are summed into the total hamming weight. To be able to design such mechanism, these steps applied in order:

- 1- The first step is creating a stimulus text file via generating numbers with python. The script generated 98 random inputs and to be able check the least and the most important bits precisely, all 0s and all 1s values are added manually.
- 2- The second step is designing the architecture of the overall system. Dividing the 32-bit input into 4-bit parts would be the best option since the parallel working blocks would take up less space rather than using summing operators for all 32-bits. Only downside is that the summing part of the calculated hamming weights would increase in complexity, but the summing is handled by summing operator which uses summing primitives.
- 3- To be able to check the system with generated binary numbers, the simulation created with the self-checking properties. In the testbench, with the use of operators as "\$fopen, \$fclose, \$feof..." the binary and outputs files are assigned to the proper pointers. Using a "while" loop until the end of the files, all the values within the stimulus text are checked as inputs and if the values are same with the values in the outputs text file, it would be stated in TCL Console as correct.



4-bit Hammering Weight Block

```
`timescale 1ns / 1ps
module HA(
input x,
input y,
output cout,
output sum);
assign cout = x & y;
assign sum = x^y;
endmodule
module FA(
   input x,y,cin,
   output cout,sum
wire c0,c1,s0;
HA ha0(x,y,c0,s0);
HA ha1(s0,cin,c1,sum);
assign cout = c1 | c0;
endmodule
(* DONT TOUCH = "TRUE" *)
module counter 4bit(
   input [3:0] in,
   output[2:0] o
wire c0,s0,c1,s1,c2;
\text{HA ha0}(in[1],in[0],c0,s0);
HA hal(in[3],in[2],c1,s1);
\text{HA ha2}(s1,s0,c2,o[0]);
FA fa0(c1,c0,c2,o[2],o[1]);
endmodule
(* DONT TOUCH = "TRUE" *)
module main (
input [31:0] in,
output [5:0] out
   );
wire [2:0] block output0;
wire [2:0] block output1;
wire [2:0] block output2;
wire [2:0] block output3;
wire [2:0] block output4;
wire [2:0] block output5;
wire [2:0] block output6;
wire [2:0] block output7;
```

Verilog Code - Part 1

```
counter_4bit b0(in[31:28],block_output0);

counter_4bit b1(in[27:24],block_output1);
counter_4bit b2(in[23:20],block_output2);
counter_4bit b3(in[19:16],block_output3);
counter_4bit b4(in[15:12],block_output4);
counter_4bit b5(in[11:8],block_output5);
counter_4bit b6(in[7:4],block_output6);
counter_4bit b7(in[3:0],block_output7);

assign
out=block_output0+block_output1+block_output2+block_output3+block_output4+block_output5+block_output6+block_output7;
endmodule
```


Verilog Code - Part 2

```
`timescale 1ns / 1ps
module main tb;
main uut (
   .in(data in),
    .out(count ones)
    );
wire [5:0] count ones;
reg [31:0] data in;
reg [31:0] test data;
reg [5:0] expected ones;
integer input file, output file;
integer status;
integer error;
initial begin
    input file = $fopen("stimulus input.txt", "r");
    error = 0;
    if(input file == 0) begin
        $display("\nError: Failed to open the simulation input
file.\n");
        $stop;
    end
    output file = $fopen("output.txt", "r");
    if(output file == 0) begin
        $display("\nError: Failed to open the simulation output
file.\n");
        $stop;
                           Testbench Code - Part 1
```


```
#10;
   while (!\feof(input file) && !\feof(output file)) begin
        status = $fscanf(input file, "%b\n", test data);
        if(status == 0) begin
            $display("\nError: simulation input cannot read\n");
            $stop;
        end
        status = $fscanf(output file, "%d\n", expected ones);
        if(status == 0) begin
           $display("\nError: simulation output cannot read\n");
            $stop;
        end
        data in = test data;
        #5;
        if(count ones !== expected ones) begin
            $display("\nUnexpected value: Input = %b | Expected Ones = %d |
Found Value: %d\n", data in, expected ones, count ones);
           error = error + 1;
        end else begin
           $display("Correct value: Input = %b | Ones = %d", data in,
count ones);
        end
   end
   if(error == 0) begin
        $display("\nALL CORRECT, DESIGN PASSED ALL THE TESTS
SUCCESFULLY!!\n");
   end else begin
        $display("\nTEST COMPLETED WITH %d ERRORS\n",error);
   end
   $fclose(input file);
   $fclose(output file);
    #10;
    $finish();
end
endmodule
```

Testbench Code - Part 2


Yusuf Tekin / Bora Kıran 040200043 / 040210069




Utilization Summary



Path Delays - Setup




Path Delays - Hold




Technology Schematic


Yusuf Tekin / Bora Kıran 040200043 / 040210069




RTL Schematic



Behavioral Simulation



TCL Console Output



Post-Implementation Timing Simulation

Work Package Table:

- Stimulus Text Bora Kıran
- Design Bora Kıran and Yusuf Tekin
- Simulation Code Yusuf Tekin and Bora Kıran
- Implementation Yusuf Tekin
- Report Yusuf Tekin and Bora Kıran

References:

- 1- Behrooz Parhami, Computer Arithmetic Algorithms and Hardware Designs, 2nd ed. 2010, pp. 164–167.
 - 2- "Hamming weight," Wikipedia. https://en.wikipedia.org/wiki/Hamming_weight