EHB205 Introduction to Logic Design Homework 3

Due Date: 13.12.2021

Part 1

- 1) Simplify the following Boolean functions:
 - a. $F(A, B, C, D) = \prod (1, 3, 5, 7, 13, 15)$
 - b. $F(A, B, C, D) = \overline{\prod}(1, 3, 6, 9, 11, 12, 14)$
- 2) Give three possible ways to express the following Boolean function with eight or fewer literals:

$$F = A'BC'D + AB'CD + A'B'C' + ACD'$$

- 3) Simplify the following Boolean function F, together with the don't-care conditions d:
 - a. $F(x, y, z) = \sum (0, 1, 4, 5, 6) + d\sum (2, 3, 7)$
 - b. $F(A, B, C, D) = \sum (0, 6, 8, 13, 14) + d\sum (2, 4, 10)$
 - c. $F(A, B, C, D) = \sum (5, 6, 7, 12, 14, 15) + d\sum (13, 9, 11)$
 - d. $F(A, B, C, D) = \sum (4, 12, 7, 2, 10) + d\sum (0, 6, 8)$

Part 2

- 1) Create a new project as explained in your first homework.
- 2) Write a VHDL code for an AND gate.
- 3) Add your "*.vhd" by "Add Sources", "Add or create design sources" to your project.
- 4) Make sure that "*.vhd" is your top module. You can change top module by right click to the module that you would like to implement and choose "Set as Top" from the list. Produce the RTL schematic of your AND gate.
- 5) Write a "*_tb.vhd" as a testbench and add "*_tb.vhd" to your project by "Add Sources", "Add or create simulation sources" to your project.
- 6) Simulate your AND gate.
- 7) Write a VHDL code for a NOT gate.
- 8) Add your "*.vhd" by "Add Sources", "Add or create design sources" to your project.
- 9) Make sure that "*.vhd" is your top module. Produce the RTL schematic of your NOT gate.
- 10) Write a "*_tb.vhd" as a testbench and add "*_tb.vhd" to your project by "Add Sources", "Add or create simulation sources" to your project.
- 11) Simulate your NOT gate.
- 12) Add your "OR_gate.vhd" by "Add Sources", "Add or create design sources" to your project.
- 13) You will implement Boolean function $f(x, y, z, t, w) = \sum 0.10.13.14.15.18.24.28.29 + d \sum 2.16.31$ using AND, OR and NOT gates. Simplify the given Boolean function using either Quine-McCluskey or Karnaugh map method.
- 14) Draw your circuit for the simplified Boolean function.
- 15) Write the VHDL code for the simplified Boolean function using structural modelling. Describe your AND, OR and NOT gates as sub-components. You can find some examples for structural modelling with VHDL at the following links.

https://www.doulos.com/knowhow/vhdl_designers_guide/components_and_port_maps/ http://www.csit-


 $\underline{sun.pub.ro/courses/Masterat/Xilinx\%20Synthesis\%20Technology/toolbox.xilinx.com/docs/xst/vhdl7.html$


https://mil.ufl.edu/3701/examples/vhdl/VHDL_examples.pdf

- 16) Make sure that the VHDL code for the simplified Boolean function is your top module. Produce the RTL schematic of your design.
- 17) Write the test bench file to test the VHDL code for the simplified Boolean function. Simulate your design.

References

- 1) Frank Vahid, **Digital design, with RTL design, VHDL, and Verilog,** Hoboken, NJ: John Wiley, 2010.
- 2) Perry, Douglas L, VHDL, New York: McGraw-Hill, c1991
- 3) Botros, Nazeih, **HDL with digital design : VHDL and Verilog,** Dulles, Virginia : Mercury Learning and Information, [2015]
- 4) Vahid, Frank, VHDL for digital design, Hoboken, N.J.: Wiley, c2007
- 5) Short, Kenneth L, VHDL for engineers, Upper Saddle River, NJ: Pearson Prentice Hall, c2009
- 6) Coelho, David R., The VHDL Handbook, Boston, MA: Springer US, 1989
- 7) Lipsett, Roger., VHDL: Hardware Description and Design, Boston, MA: Springer US, 1989





	2) G:	1:6		faller		Daala	an f.	ti.a	n E to	- atla		4la a	dan '4	20#2	a a m di	·:	d.				
	3) Simplify the following Boolean function F, together with the don't-care conditions d: a. $F(x, y, z) = \sum (0, 1, 4, 5, 6) + d\sum (2, 3, 7)$																				
						0,0	9 :	à	0/2												
	×	4	2			×	4	2			*	4	2			k	4	2			
v O	0	0	0	0, 1		0	٥		6,1,		0	-	_	0,1,2,8,	4,5,67	_	_	-(A		
<u>v</u> 1	0	0	١	6 , 2		٥			6,1, 4		~	0	_								
レセ	0	١	0	0,4		_	0	ଚ ଧ	6,2,4	, 6	J	-	0								
<u>v4</u>	١	0	0	1,3		0	_	' '	×, 3, 5		1	-	١								
v 3	0	(1	V, 5		_	٥	'	2,3,6		_	1	1								
v5	l	0	١	1,3		В	ſ	~	1,5,4	5, 2	ı	_	_								
<u>ν</u> 6	(1	O	1,6		~	1	d													
∨ 7	l	(1 4,5		l	O	_													
				4,6		١	_	O													
				~ 3, 4		_	l	١													
			1	∕ 5,∓		ι	_	(
			١	16,7		ι	(-													