RISC-V Architecture &

Processor Design


Week 8
Advanced Microarchitectures:
Superscalar Processors

Advanced Microarchitecture

- Deep Pipelining
- Micro-operations
- Branch Prediction
- Superscalar Processors
- Out of Order Processors
- Register Renaming
- SIMD
- Multithreading
- Multiprocessors

Deep Pipelining

- 10-20 stages typical
- Number of stages limited by:
 - Pipeline hazards
 - Sequencing overhead
 - Power
 - Cost



Micro-operations

- Decompose complex instructions into series of simple instructions called *micro-operations* (*micro-ops* or μ-ops)
- At run-time, complex instructions are decoded into one or more micro-ops
- Used heavily in CISC (complex instruction set computer) architectures (e.g., x86)

Complex Op

```
lw s1, 0(s2), postincr 4 lw s1, 0(s2)
```

Micro-op Sequence


```
lw s1, 0(s2) addi s2, s2, 4
```

Without μ -ops, would need 2nd write port on the register file

Superscalar Processors

Superscalar Processors


- Multiple copies of datapath execute multiple instructions at once
- Dependencies make it tricky to issue multiple instructions at once



Superscalar Example

Ideal IPC: 2


Actual IPC: 2



Superscalar with Dependencies

Ideal IPC: 2

Actual IPC: 6/5 = 1.2



Out-of-Order Processors

Out of Order (OOO) Processor

- Looks ahead across multiple instructions
- Issues as many instructions as possible at once
- Issues instructions out of order (as long as no dependencies)

Dependencies:

- RAW (read after write): one instruction writes, later instruction reads a register
- WAR (write after read): one instruction reads, later instruction writes a register
- WAW (write after write): one instruction writes, later instruction writes a register


Out of Order (OOO) Processor

- Instruction level parallelism (ILP): number of instruction that can be issued simultaneously (average < 3)
- Scoreboard: table that keeps track of:
 - Instructions waiting to issue
 - Available functional units
 - Dependencies

Out of Order Processor Example

Ideal IPC: 2

Actual IPC: 6/4 = 1.5



Register Renaming

Ideal IPC: 2

Actual IPC: 6/3 = 2

