
# DIGITAL SYSTEM DESIGN APPLICATIONS

(CRN: 11275)

### THE REPORT OF EXPERIMENT - 8



Faculty of Electrical and Electronics Engineering
Electronics and Communication Engineering

Yusuf Tekin - 040200043

#### 1. Conv\_unit

```
`timescale 1ns / 1ps
module conv unit(
       input pixel_clk,
       input rst,
input enable,
       input [11:0] pixel1,
       input [11:0] pixel2,
input [11:0] pixel3,
      input [11:0] kernel1,
input [11:0] kernel2,
input [11:0] kernel3,
output reg [3:0] pixel_out
      wire signed [8:0] mult1_1, mult1_2, mult1_3, mult2_1, mult2_2, mult2_3, mult3_1, mult3_2, mult3_3;
wire [12:0] product;
wire signed [4:0] pixel11, pixel12, pixel13, pixel21, pixel22, pixel23, pixel31, pixel32, pixel33;
wire signed [3:0] kernel11, kernel12, kernel13, kernel21, kernel22, kernel23, kernel31, kernel32, kernel33;
       assign pixel11 = {1'b0, pixel1[3:0]};
       assign pixel12 = {1'b0, pixel1[7:4]};
assign pixel13 = {1'b0, pixel1[11:8]};
      assign pixel21 = {1'b0, pixel2[3:0]};
assign pixel22 = {1'b0, pixel2[3:0]};
assign pixel22 = {1'b0, pixel2[7:4]};
assign pixel31 = {1'b0, pixel3[3:0]};
assign pixel32 = {1'b0, pixel3[7:4]};
assign pixel33 = {1'b0, pixel3[7:4]};
      assign kernel11 = kernel1[3:0];
assign kernel12 = kernel1[7:4];
assign kernel13 = kernel1[11:8];
assign kernel21 = kernel2[3:0];
       assign kernel22 = kernel2[7:4];
       assign kernel23 = kernel2[11:8];
assign kernel31 = kernel3[3:0];
       assign kernel32 = kernel3[7:4];
       assign kernel33 = kernel3[11:8];
      assign mult1_1 = pixel13 * kernel13;
assign mult1_2 = pixel12 * kernel12;
assign mult1_3 = pixel11 * kernel11;
       assign mult2_1 = pixel23 * kernel23;
assign mult2_2 = pixel22 * kernel22;
assign mult2_3 = pixel21 * kernel21;
       assign mult3_1 = pixel33 * kernel33;
      assign mult3_2 = pixel32 * kernel32;
assign mult3_3 = pixel31 * kernel31;
       assign product = (((mult1_1 + mult1_2) + (mult1_3 + mult2_1)) + ((mult2_2 + mult2_3) + (mult3_1 + mult3_2))) + mult3_3;
      always @(posedge pixel_clk or posedge rst) begin
   if(rst) begin
      pixel_out <= 4'b0000;
   end else if(enable) begin</pre>
                      if(product < 0) begin</pre>
                       pixel_out <= 4'b0000;
end else if(product > 15) begin
                       pixel_out <= 4'b1111;
end else begin</pre>
                      pixel_out <= product[3:0];
end</pre>
               end else begin
                      pixel_out <= 4'b0000;
       end
       endmodule
```

Table 1 - Convolution Unit Verilog Code

### 2. Controller Unit

```
inescale lns / lns
date controller(
input pixel clk,
input rat,
input mand clk,
input rat,
input mand clk
input mand clk
input mand clat
in
output seg done,
output seg (ln() ladres,
output seg (ln() lameli,
output seg (ln() lnmeli,
output seg (ln() lnmeli,
output seg (ln() lnmeli,
output seg (ln() ln) lnmeli,
output seg (ln() ln()
output seg (ln() ln()
output seg (ln() ln()
);
output seg (ln() ln() ln();
output seg (ln() ln() ln();
);
       integer i; receives usefa;

slamps f(needem pixel (lk or posedys rst) begin

if(rst) begin

cations of FIRST_LIMB;

address of 11780;

pixel (c 12700;

bernel (c 12700;

for (cc) (cc); i = i + i) begin

buffer[i] (c 4700;

and date (frombio) begin
                                                                                                                      med with the part of the part 
                                                                                                                                                     index <= index +!;

if(index == 639) begin
    state <= FROC1;
    index <= 0;
    address <= address + 1;
end else begin
    address <= address + 1;
state <= FROC2;
end</pre>
                                                                                                                                                         pixell <= (buffer! [index], buffer![index*]], buffer![index*]];
pixell <= (buffer! [index], buffer![index*]), buffer![index*]];
buffer![index] <= (buffer![index]) (buffer![index*]];
buffer![index] <= (buffer![index]) (buffer![index]);
buffer![index] <= (buffer![index]);
buffer![index] <= (buffer![index]);</pre>
                                                                                                                                                             if(index == 639) begin

state <= PROC1;

index <= 0;

address <= address + 1;

end else begin

state <= PROC3;

end
                                                                                                                  end

end

end

EncO: begin

pixel! < [buffer:[index],buffer:[index+1],buffer:[index+1]];

pixel! < [buffer:[index],buffer:[index+1],buffer:[index+1]];

pixel! < [buffer:[index],buffer:[index+1],buffer:[index+1]];

buffer:[index] < buffer:[index],

buffer:[index] < buffer:[index],

index < index + 1;
```

Table 2 - Controller Unit Verilog Code

## 3. Top\_Module

```
always @(posedge clk) begin
counter ← counter + 1;
end
              wire [11:0] R K1, R K2, R K3, R P1, R P2, R P3;
wire [16:0] R addr;
wire [11:0] R data;
       controller Controller R(
pixel cik(cik,250m)
cat (ref),
//-

GREEN

witze [11:0] G.Ki, G.K2, G.K3, G.F1, G.F2, G.F3;

witze [10:0] G.dadr;

witze [11:0] G.datz;

ki. man green FMG (

-clack[ck2,20061), // impre wirs clack

-clack[ck2,20061), // impre wirs clack

-clack[ck3,20061), // impre wirs [10:0] was

-addra(G.addr), // impre wirs [10:0] addra

-dima(T0:0), // impre wirs [11:0] dima

-dima(T0:0), // impre wirs [11
                     controller controller B(
pixel_Clk[clk_258m],
remble(data en),
data in (8 data),
donos(),
.adracis(8 data),
.bernel(8 KS),
.kernel(8 KS),
.pixel(8 FS),
.pixel(8 FS)
```

Table 3 - Top Module Verilog Code

```
`timescale 1ns / 1ns
module top_module_tb;
    // Clock and reset signals
    reg clk;
    reg rst;
    reg slw clk;
    // Outputs from the DUT
    wire VGA_HS;
    wire VGA VS;
    wire [3:\overline{0}] VGA_R;
    wire [3:0] VGA G;
    wire [3:0] VGA_B;
    // Instantiate the top module
    top_module dut (
        .clk(clk),
        .rst(rst),
        .VGA HS(VGA HS),
        .VGA_VS(VGA_VS),
        .VGA R (VGA R),
        .VGA_G(VGA_G),
        .VGA B (VGA B)
    // Clock generation (100 MHz)
always #5 clk = ~clk;
    // File handling
    integer red_file, green_file, blue_file;
    integer i;
    // Test procedure
    initial begin
        // Initialize signals
clk = 1'b0;
        rst = 1'b1;
        // Open output files
        red_file = $fopen("output_red.txt", "w");
green_file = $fopen("output_green.txt", "w");
blue_file = $fopen("output_blue.txt", "w");
        if (red file == 0 || green file == 0 || blue file == 0) begin
             $display("ERROR: Could not open output files.");
        // Apply reset
        #50 \text{ rst} = 0;
        // Wait for some time to let the system run and process data
        #10;
        $fclose(red file);
        $fclose(green_file);
        $fclose(blue file);
        $display("Simulation completed. Output files are ready.");
        // End simulation
        $finish();
    end
endmodule
```

Table 4 - Top Module Testbench Code

## Yusuf Tekin 040200043



Figure 2 - Top Module Behavioral Simulation



Figure 3 - Control Unit Behavioral Simulation




Figure 4 - Convolution Unit Behavioral Simulation

```
% Define the file names
r file = 'output red.txt';
g file = 'output green.txt';
b file = 'output blue.txt';
% Define the image size
width = 640;
height = 480;
% Read the R, G, B values from the text files
R = dlmread(r file); % Reads all values into a vector
G = dlmread(g_file);
B = dlmread(b file);
% Ensure the data matches the required dimensions
if length(R) ~= width * height || length(G) ~= width * height || length(B)
~= width * height
   error('The number of values in the files does not match the required
640x480 resolution.');
end
% Reshape the vectors into 2D matrices (height x width)
R_ = reshape(R, [width, height])'; % Transpose to get the correct
orientation
G = reshape(G, [width, height])';
B = reshape(B, [width, height])';
% Scale 4-bit values (0-15) to 8-bit values (0-255)
R = uint8(R * (255 / 15));
G = uint8(G * (255 / 15));
B = uint8(B * (255 / 15));
% Combine the R, G, B channels into an RGB image
RGB image = cat(3, R, G, B);
% Display the image
imshow(RGB image);
title('RGB Image');
% Save the image to a file
imwrite(RGB image, 'output image.png');
disp('Image saved as output image.png');
```

Table 5 - Output Image Checking MATLAB Code




Figure 5 - MATLAB Output Image (Corrupted)




Figure 6 - Utilization Summary

# Yusuf Tekin 040200043




Figure 7 - Text Files in Line

Primitives		
Ref Name	Used	Functional Category
LUT6	31045	LUT
FDCE	16329	Flop & Latch
LUT5	12658	LUT
MUXF7	6225	MuxFx
MUXF8	2880	MuxFx
LUT4	1450	LUT
LUT3	1121	LUT
LUT2	1054	LUT
CARRY4	201	CarryLogic
RAMB36E1	102	Block Memory
LUT1	42	LUT
FDRE	20	Flop & Latch
OBUF	14	Ю
RAMB18E1	9	Block Memory
IBUF	2	Ю
BUFG	2	Clock

Figure 8 - Primitives

#### **Explanations**

In the convolution unit, this design takes the inputs as 12-bit vectors and divides it by 3 to 4-bit for both pixels and kernels. After dividing the pixels, the fifth sign bit added to the divided pixel vectors but not the kernels. This division wires defined as signed bits for convolution process. Since the structure gives 13-bit product output after the convolution but it is needed to be 4-bit for the pixel\_out, the output chosen to be the least significant 4-bit of the product. Later, the pixel out is connected to VGA outputs in the top module.

Block RAM is the most basic 1clk RAM from IP design. The initial values are given by the text files received from MATLAB.

In the control unit, the buffers serve a purpose as a memory block to store the first two lines of the image for the FIRST\_LINE and SECOND\_LINE states. However, after switching to PROC states, the processed values in buffer2 register to buffer1 and data\_in to buffer2. The previous\_data serves as a role to restore data\_in values to be able to process the next states until the transition to the PROC1 from PROC3. This goes until the index == 639 because it is supposed to go 639 to make the [index + 2] equal to 642 which is the last pixel horizontally. However, the system does not shift vertically, it rather increases the address in PROC2. When the address == 642\*482 the system goes to DONE state.