# DIGITAL SYSTEM DESIGN APPLICATIONS

(CRN: 11275)

# THE REPORT OF PROJECT - 2



Faculty of Electrical and Electronics Engineering
Electronics and Communication Engineering

Yusuf Tekin – 040200043

#### 1. Baud Rate Gen

```
`timescale 1ns / 1ps
module baud gen #(parameter Rx resolution = 16) (
    input clk,
    input rst,
    input BR_mode, // 0 -> 9600 and 1 -> 115200
    output reg clk_Tx,
    output reg clk Rx
    parameter clk freq = 100000000; //100MHz
    localparam DIV 9600 = (clk_freq / 9600) -1;
localparam DIV 9600_Rx = (clk_freq / (9600 * Rx_resolution)) -1;
localparam DIV_115200 = (clk_freq / 115200) -1;
    localparam DIV_115200_Rx = (clk_freq / (115200 * Rx_resolution)) -1;
    reg [15:0] baud count = 0;
    reg [15:0] baud_count_Rx = 0;
    reg [15:0] baud limit;
    reg [15:0] baud limit Rx;
    always @(posedge clk) begin
         if(BR_mode) begin
             baud limit <= DIV 115200;
             baud_limit_Rx <= DIV_115200_Rx;</pre>
         end else begin
             baud limit <= DIV 9600;
             baud limit Rx <= DIV 9600 Rx;
         end
    end
    always @(posedge clk or posedge rst) begin
         if(rst) begin
             baud count <= 0;
             clk_Tx <= 1'b0;
         end else begin
             if(baud count < baud limit) begin</pre>
                  baud count <= baud count +1;
                  clk_Tx <= 1'b0;
             end else begin
                  baud count <= 0;
                  clk_Tx <= 1'b1;
             end
         end
    end
    always @(posedge clk or posedge rst) begin
         if(rst) begin
             baud count Rx <= 0;
             clk Rx \leftarrow 1'b0;
         end else begin
             if (baud count Rx < baud limit Rx) begin
                  baud_count_Rx <= baud_count_Rx +1;</pre>
                  clk_Rx <= 1'b0;
             end else begin
                  baud_count_Rx <= 0;</pre>
                  clk Rx <= 1'b1;
             end
         end
    end
endmodule
```

Figure 1 - Baud Rate Gen Verilog Code

```
`timescale 1ns / 1ps
module baud_gen_tb();
    wire clk_Rx, clk Tx;
    reg rst, clk, BR mode;
    baud gen #(.Rx resolution(16)) uut(
        .clk(clk),
        .rst(rst),
        .BR mode (BR mode),
        .clk_Tx(clk_Tx),
        .clk Rx(clk Rx)
        );
    always #5 clk = ~clk;
    initial begin
        clk = 1'b0; rst = 1'b1; BR mode = 1'b0;
        #10; rst = 1'b0;
        #1000000;
        rst = 1'b1; BR mode = 1'b1;
        #10; rst = 1'b0;
        #1000000;
        $finish();
    end
endmodule
```

Figure 2 - Baud Rate Gen Testbench Code




Figure 3 - Baud Rate Gen Behavioral Simulation

In this baud rate generator design the resolution of the receiver of the UART is parametric and chosen to be 16 for the continuation of the project. To be able to switch between the 9600 Hz and 115200 Hz baud rate clocks, there is a BR\_mode input implemented in the design. For this 1-bit input "0" chooses 9600 Hz and 1 chooses 115200 Hz. In the behavioral simulation it can be seen that the clocks are working as intended with the 1/16 ratio.

## 2. Transmitter Unit

```
timescale 1ns / 1ps
module uart_tx(
    input clk_Tx,
    input clk,
      input rst,
input Tx_enable,
input [7:0] Tx_data_in,
      output reg Tx_data_out,
output reg start_flag,
output reg busy,
      output reg done
      always @(posedge clk or posedge rst) begin
if(rst) begin
    state <= IDLE;
    Tx_data_out <= 1'b1;</pre>
                    start_flag <= 1'b0;
                   busy <= 1'b0;
done <= 1'b0;
             bit_index <= 4'b0;
end else if(clk_Tx) begin
                   case(state)

IDLE: begin
                                 Tx_data_out <= 1'b1;</pre>
                                 busy <= 1'b0;
done <= 1'b0;
                                 bit_index <= 4'b0;
                                 if(Tx_enable) begin
                                       state <= START;
data_buffer <= Tx_data_in;
Tx_data_out <= 1'b0;
start_flag <= 1'b1;</pre>
                                 end else begin
state <= IDLE;
end
                           START: begin
                                 Tx_data_out <= data_buffer[bit_index];
bit_index <= bit_index + 1;</pre>
                                 state <= DATA;
                                 start_flag <= 1'b0;
busy <= 1'b1;
                           DATA: begin
                                 if login
start_flag <= 1'b0;
if(bit_index < 8) begin
Tx_data_out <= data_buffer[bit_index];</pre>
                                        bit_index <= bit_index + 1;
state <= DATA;
                                 end else begin
  bit_index <= 0;
  busy <= 1'b0;
  done <= 1'b1;</pre>
                                        state <= STOP;
                                 end
                           STOP: begin
                                 Tx_data_out <= 1'b1;
data_buffer <= 8'b0;</pre>
                                 state <= IDLE;
                           default: begin
    state <= IDLE;</pre>
                           end
           end
endcase
end
      end
```

Figure 4 - Transmitter Unit Verilog Code

```
`timescale 1ns / 1ps
module uart tx tb();
    wire done, busy, start_flag, Tx_data_out;
    reg clk, clk_Tx, rst, enable;
    reg [7:0] Tx_data_in;
    reg [15:0] baud_count = 0;
    reg [15:0] baud limit;
    localparam DIV 9600 = (100000000 / 9600) -1;
    uart_tx uut(
        .clk_Tx(clk_Tx),
        .clk(clk),
        .rst(rst),
        .Tx_enable(enable),
        .Tx_data_in(Tx_data_in),
        .Tx data out (Tx data out),
        .start flag(start flag),
        .busy(busy),
        .done(done)
    always #5 clk = ~clk;
    always @(posedge clk or posedge rst) begin
        if(rst) begin
             baud count <= 0;
             clk \overline{T}x \leftarrow 1'b0;
            baud_limit <= DIV_9600;
        end else begin
             if(baud count < baud limit) begin</pre>
                 baud count <= baud count +1;
             clk_Tx <= 1'b0;
end else begin</pre>
                 baud count <= 0;
                 clk_Tx <= 1'b1;
             end
        end
    end
    initial begin
       clk = 1'b0; rst = 1'b1; #10;
rst = 1'b0; enable = 1'b1; #1000;
        Tx data in = 8'b1100 0011;
        #1000000;
        Tx data in = 8'b1111 1111;
        #1<del>0</del>0000<del>0</del>;
        Tx_data_in = 8'b0000 0000;
        \#1000000;
         Tx_data_in = 8'b1010_1010;
        #1000000;
        enable = 1'b0;
        $finish();
        end
endmodule
```

Figure 5 - Transmitter Unit Testbench Code




Figure 6 - Transmitter Behavioral Simulation

The transmitter unit uses an input which is determined in the baud rate generator as a clock for the state transitions. At standby, the transmitter stays at the IDLE state until both Tx\_enable goes to logic-1 and the start bit goes to logic-0 while giving logic-1s to the output. When these two conditions are met at the next baud rated clock cycle the state machine operates in the START state which makes the start flag go high for a baud rated time. After the next baud rated clock hits high the 8-bit data already saved in the buffer starts to be given as the output in order (from least to most significant bit) and the busy signal goes high in the DATA state. At last, only the done signal goes high, and the output starts to give 1s until the state goes to IDLE and waits for the input again.

#### 3. Receiver Unit

```
'timescale ins / ips
module uart_rx (
    input clk,
    input rst,
    input Rst
```

Figure 7 - Receiver Unit Verilog Code

```
'timescale lns / lns
module uart rx tb();
                                    // Parameters for 9600 baud, 8x oversampling localparam DIV_9600_Rx = (100000000 / (9600 * 8)) - 1;
                                    reg [15:0] baud_count_Rx = 0;
reg [15:0] baud_limit_Rx;
                                         reg clk, rst, clk_Rx, Rx_data_in, Rx_enable;
                                    wire [7:0] Rx_data_out;
wire Rx_start, Rx_busy, Rx_done;
                               always #: Cik = ~cik;

// Baud Clock generation: % baud clock for 9600 baud rate
always @gomedage clk or possedge rat) begin

broad count Rx co 0;

broad limit, Rx co Null, 9600 Rx;

and also begin mit Rx c baud limit, Rx) begin

file count Rx co baud limit, Rx begin

clk Rx co 1700 and count Rx co 0;

and also begin mit Rx co 0;

and Lx Rx co 1701;

and

and

and

and
                               and

always $(Y) begin

if $(R_0, done = 1%) begin

if $(R_0, done = 1%) begin

f(R_0, done = 1%) begin

f(R_0, done = 1%) for the first of the firs
                                                                                  Re_data_in = 1*01; #10467)

/* Frame 2: **Photo| #10467 |

Re_data_in = 1*00; #10467 | // Start bit = 0, Data = 10101010, Stop bit = 1)

Re_data_in = 1*00; #10467 | // Start bit

Re_data_in = 1*00; #10467 | // Bit 0

Re_data_in = 1*00; #10467 | // Bit 0

Re_data_in = 1*00; #10467 | // Bit 0

Re_data_in = 1*01; #10467 | // Bit 0

Re_data_in = 1*01*01 | // Bit 0

Re_data_in = 1*01*01 | // Bit 0

Re_data_in = 1*
                                                                                  Ac_data = 10; ; such; ; far bit = 0, Data = 00001111, Stop bit = 1) 

Be_data_in = 1100; #100407 // Start bit = 0, Bear = 00001111, Stop bit = 1) 

Be_data_in = 1100; #100407 // Bit 1 

Be_data_in = 1101; #100407 // Bit 1 

Be_data_in = 1101; #100407 // Bit 2 

Be_data_in = 1101; #100407 // Bit 3 

Be_data_in = 1101; #100407 // Bit 5 

Be_data_in = 1101; #100407 // Bit 5 

Be_data_in = 1101; #100407 // Bit 6 

Be_data_in = 1101; #100407 // Bit 7 

Be_data_in = 1101; #100407 // Bit 7
```

Figure 8 - Receiver Unit Testbench Code

```
run all
Frame 1: Received data is correct = 11100001
Frame 2: Received data is correct = 10101010
Frame 3: Received data is correct = 0000111
Frame 4: Received data is correct = 11111111
$finish called at time : 5834362 ns : File "C:/Users/jsphtkn/Vivado Projects/sstu_project_2_UART/sstu_project_2_UART.srcs/sim_1/new/uart_rx_tb.v" Line 151
```

Figure 9 - Receiver Unit TCL Console Output




Figure 10 - Receiver Unit Behavioral Simulation

The receiver unit has a more complicated structure than the transmitter. A buffer is defined likewise however, the purpose of the buffer is to hold the 8-bit inputs one by one while shifting until the done signal goes high. To calculate the resolution of the input signals to determine whether the start or stop bits are correct, bit weight calculations are done. With the help of the error register, accuracy of the output signals can be calculated. In the design, the x8 baud calculations are done by using a sampling counter and the bit weight calculations. Since the resolution for each bit is 8, whether the bit weight is higher or lower than 4 is what determines the detected logic. The output and done signals are chosen to be held until the next start bit to make the observations easier. Furthermore, the testbench is designed to display TCL Console feedback for whether the output values are matching with the given inputs (Figure 9).

# 4. Top Module

```
`timescale 1ns / 1ps
module uart top (
    input clk,
    input rst,
    input [7:0] data_in,
    input Tx_en,
    input Rx_en,
input BR_mode,
    output [7:0] data_out
    wire signal, clk_Rx, clk_Tx;
    uart_rx receiver_1(
        .clk(clk),
        .rst(rst),
        .clk_Rx(clk_Rx),
        .Rx data in (signal),
        .Rx_enable(Rx_en),
        .Rx data out (data out) ,
        .Rx_start(),
.Rx_busy(),
        .Rx_done());
    uart tx transmitter 1(
        .clk_Tx(clk_Tx),
        .clk(clk),
        .rst(rst),
.Tx_enable(Tx_en),
        .Tx data in (data in),
        .Tx_data_out(signal),
        .start_flag(),
        .busy(),
        .done()
        );
    baud_gen BR_generator(
        .clk(clk),
        .rst(rst),
        .BR_mode(BR_mode),
        .clk Tx(clk Tx),
        .clk_Rx(clk_Rx)
endmodule
```

Figure 11 - Top Module Verilog Code

```
`timescale 1ns / 1ns
module uart top tb();
wire [7:0] data out;
reg rst, clk, Tx_en, Rx_en;
reg [7:0] data in;
reg [1:0] BR_mode; // 0 -> 9600 and 1 -> 115200
uart_top uut(
    .clk(clk),
     .rst(rst),
     .data_in(data_in),
     .Tx_en(Tx_en),
.Rx_en(Rx_en),
     .BR mode (BR mode),
     .data_out(data_out)
     );
     always #5 clk = ~clk;
     initial begin
          clk = 1'b0; BR_mode = 1'b0; //9600

Tx_en = 1'b0; Rx_en = 1'b0;

data_in = 8'b0000_0000;
          rst = 1'b1; #10; rst = 1'b0;
Tx_en = 1'b1; Rx_en = 1'b1;
          data_in = 8'b1100_0011; Tx_en = 1'b1;
          data_in = 8'b1111_1111; Tx_en = 1'b1;
          #1100000;
          data_in = 8'b0000_0000; Tx en = 1'b1;
          #1200000;
          data_in = 8'b1010_1010; Tx_en = 1'b1;
#750000; Tx_en = 1'b0;
          #1500000;
          BR mode = 1'b1; //115200
          Tx_{en} = 1'b0; Rx_{en} = 1'b0;
          la_en = 1 b0; kx_en = 1 b0;
data_in = 8'b0000_0000;
rst = 1'b1; #10; rst = 1'b0;
Tx_en = 1'b1; Rx_en = 1'b1;
          data_in = 8'b1100 0011;
          #100000:
          data_in = 8'b1111_1111;
          #150000;
          data_in = 8'b0000_0000;
          #160000;
          data in = 8'b1010 1010;
          #200000;
          Tx en = 1'b0; Rx en = 1'b0;
          #10000;
           $finish();
     end
endmodule
```

Figure 12 - Top Module Texstbench Code




Figure 13 - Top Module Behavioral Simulation

The top module combines both transmitter and receiver with the addition of the baud generator. In the simulation (Figure 13) the inputs (195, 225, 0, 170) are given to the transmitter and expected to be obtained from receiver. The simulation switches the baud rates at the proper moment to test it out. In this testbench the output results are correct with both baud rates. However, if the delays between the inputs are given shorter, the receiver's error register goes high, and the results are corrupted. Since the delay values are chosen long enough, the different phases chosen for the input delays do not affect the system. Which is what a asynchronous system should operate.




Figure 14 - Utilization Summary




Figure 15 - Timing Summary




Figure 16 - Post Implementation Timing Simulation

#### 5. Explaining UART

UART (Universal Asynchronous Receiver-Transmitter) is a asynchronous serial communication device which the data format and transmission speeds are configurable. It has two main parts which are transmitter and receiver. The transmitter has multiple bits of input and a 1-bit output. It sends data bits one by one from the transmitter and receives one by one from the receiver. After receiving the data, the receiver stores that data in a buffer until the stop bit arrives. Just after receiving the stop bit, the output of the receiver reflects the buffer values. In this design 1-bit start bit, 8-bit data bits and 1-bit stop bit are used.

The transmission starts operating when both the enable is high, and the start bit comes. After sending 8 bits of data, it stops after the stop bit. The same system goes with the receiver, it starts with the start bit and stores data with 8 data bits until the stop bit occurs. This system doesn't require a common clock to operate, however, both the transmitter and the receiver must operate at the same baud rate. When the receiver stores the data, the receiver samples the incoming signal at 8x the baud rate during each bit period. It determines the value of each bit by taking multiple samples and choosing the majority logic level.




Figure 17 - Transmitter and Receiver State Diagram




Figure 18 - Block Diagram of the Top Design

## References

- "KeyStone Architecture Universal Asynchronous Receiver/Transmitter (UART) User Guide." Available: https://www.ti.com/lit/ug/sprugp1/sprugp1.pdf
- "Universal asynchronous receiver-transmitter," Wikipedia. https://en.wikipedia.org/wiki/Universal\_asynchronous\_receiver-transmitter
- E. Pena and M. G. Legaspi, "UART: A Hardware Communication Protocol Understanding Universal Asynchronous Receiver/Transmitter | Analog Devices." https://www.analog.com/en/resources/analog-dialogue/articles/uart-a-hardware-communication-protocol.html