# Chapter 4 – Arithmetic Functions and Some Building Blocks

#### **Overview**


- Carry lookahead adders
- Binary subtraction
- Binary adder-subtractors
  - Signed binary numbers
  - Signed binary addition and subtraction
  - Overflow
- Binary multiplication
- Other arithmetic functions
  - Design by contraction

#### **Functional Blocks: Addition**

- Addition Development:
  - Half-Adder (HA), a 2-input bit-wise addition functional block,
  - Full-Adder (FA), a 3-input bit-wise addition functional block,
  - Ripple Carry Adder, an iterative array to perform binary addition, and
  - Carry-Look-Ahead Adder (CLA), a hierarchical structure to improve performance.

## Carry Propagation

- What is the total delay of 4-bit ripple carry adder?
  - $\tau_{FA}$ : delay of a one full adder
  - Serial connected 4 full adders are used.
  - Total delay:  $4\tau_{FA}$ .



$$4\tau_{\rm FA} \approx 8\tau_{\rm XOR}$$

#### **Faster Adders**

- The carry propagation technique is a limiting factor in the speed with which two numbers are added.
- Two alternatives
  - use faster gates with reduced delays
  - Increase the circuit complexity (i.e. put more gates) in such a way that the carry delay time is reduced.
- An example for the latter type of solution is carry lookahead adders
  - Two binary variables:
    - 1.  $P_i = a_i \oplus b_i \underline{carry\ propagate}$
    - 2.  $G_i = a_i b_i \underline{carry\ generate}$


## Carry Lookahead Adders

- Sum and carry can be expressed in terms of P<sub>i</sub> and G<sub>i</sub>:
  - $S_i = P_i \oplus C_i$
- Why the names (carry propagate and generate)?
  - If  $G_i = 1$  (both  $a_i = b_i = 1$ ), then a "new" carry is generated
  - If  $P_i = 1$  (either  $a_i = 1$  or  $b_i = 1$ ), then a carry coming from the previous lower bit position is propagated to the next higher bit position

## 4-bit Carry Lookahead Adder

- We can use the carry propagate and carry generate signals to compute carry bits used in addition operation
  - $C_0 = input$
  - $C_1 = G_0 + P_0 C_0$
  - $C_2 = G_1 + P_1C_1$ =  $G_1 + P_1(G_0 + P_0C_0) = G_1 + P_1G_0 + P_1P_0C_0$
  - $C_3 = G_2 + P_2C_2 = G_2 + P_2(G_1 + P_1G_0 + P_1P_0C_0)$ =  $G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$
  - $P_0 = a_0 \oplus b_0$  and  $G_0 = a_0b_0$
  - $P_1 = a_1 \oplus b_1$  and  $G_1 = a_1b_1$
  - $P_2 = a_2 \oplus b_2$  and  $G_2 = a_2b_2$
  - $P_3 = a_3 \oplus b_3$  and  $G_3 = a_3b_3$


## 4-bit Carry Lookahead Circuit 1/3



## 4-bit Carry Lookahead Circuit 2/3


- All three carries  $(C_1, C_2, C_3)$  can be realized as two-level implementation (i.e. AND-OR)
- C<sub>3</sub> does not have to wait for C<sub>2</sub> and C<sub>1</sub> to propagate
- C<sub>3</sub> has its own circuit
- The propagations happen concurrently

## 4-bit Carry Lookahead Circuit 3/3




Two levels of logic

## 4-bit Carry Lookahead Adder




## Hybrid Approach for 16-bit Adder




#### **Subtractor**

Recall how we do subtraction (2's complement)



## **Binary Multipliers**


## Two-bit multiplier



# (3x4)-bit Multiplier: Method

				У3	У2	У1	Уо	Y
		_	×		$x_2$	$x_1$	x <sub>0</sub>	X
				x <sub>0</sub> y <sub>3</sub>	$x_0 y_2$			
			x <sub>1</sub> y <sub>3</sub>	$x_1 y_2$	$x_1 y_1$	x <sub>1</sub> y <sub>0</sub>		
+		x <sub>2</sub> y <sub>3</sub>	$x_2 y_2$	$x_2 y_1$	$x_2 y_0$			
	Z <sub>6</sub>	z <sub>5</sub>	Z <sub>4</sub>	z <sub>3</sub>	$z_2$	$z_1$	z <sub>0</sub>	

## 4-bit Multiplier: Circuit



## mxn-bit Multipliers

- Generalization:
- multiplier: m-bit integer
- multiplicand: n-bit integers
- m×n AND gates
- (m-1) adders
  - each adder is n-bit

## **Magnitude Comparator**

Comparison of two integers: A and B.

- $A > B \rightarrow (1, 0, 0) = (x, y, z)$
- $A = B \rightarrow (0, 1, 0) = (x, y, z)$
- $A < B \rightarrow (0, 0, 1) = (x, y, z)$

**Example:** 4-bit magnitude comparator

- $A = (a_3, a_2, a_1, a_0)$  and  $B = (b_3, b_2, b_1, b_0)$
- 1. (A = B) case
  - they are equal if and only if  $a_i = b_i$   $0 \le i \le 3$
  - $t_i = (a_i \oplus b_i)' \qquad 0 \le i \le 3$
  - $y = (A=B) = t_3 t_2 t_1 t_0$

## 4-bit Magnitude Comparator

#### 2. (A > B) and (A < B) cases

- We compare the most significant bits of A and B first.
  - if  $(a_3 = 1 \text{ and } b_3 = 0) \rightarrow A > B$
  - else if  $(a_3 = 0 \text{ and } b_3 = 1) \rightarrow A < B$
  - else (i.e.  $a_3 = b_3$ ) compare  $a_2$  and  $b_2$ .

$$x = (A>B) = a_3b_3' + t_3a_2b_2' + t_3t_2a_1b_1' + t_3t_2t_1a_0b_0'$$

$$z = (A

$$y = (A=B) = t_3t_2t_1t_0$$$$

## 4-bit Magnitude Comparator:

Circuit





Fig. 4-17 4-Bit Magnitude Comparator

#### **Decoders**

- A binary code of n bits
  - capable of representing 2<sup>n</sup> distinct elements of coded information
  - A decoder is a combinational circuit that converts binary information from n binary inputs to a maximum of 2<sup>n</sup> unique output lines



X	У	$d_0$	$d_1$	$d_2$	$d_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	•	0	1	0
1	1	0	0	0	1

• 
$$d_0 =$$

• 
$$d_2 =$$

• 
$$d_1 =$$

• 
$$d_3 =$$

#### 2-to-4 Decoder

- Some decoders are constructed with NAND gates.
  - Thus, active output will be logic-0
  - They also include an "enable" input to control the circuit operation


е	X	У	$d_0$	$d_1$	$d_2$	$d_3$	
			1				• $d_0 = e + x + y =$
0	0	0	0	1	1	1	• $d_1 = e + x + y' =$
0	0	1	1	0	1	1	
			1				• $d_2 = e + x' + y =$
			1				• $d_3 = e + x' + y' =$

#### 2-to-4-Line Decoder with Enable

$$d_0 = e + x + y = d_1 = e + x + y' = d_2 = e + x' + y = d_3 = e + x' + y' = x$$
 $d_0 = e + x + y = d_2 = e + x' + y = d_3 = e + x' + y' + d_3 = e + x' + y' + d_3 =$ 


## Decoder/Demultiplexer

- A demultiplexer is a combinational circuit
  - it receives information from a single line and directs it one of  $2^n$  output lines
  - It has n selection lines as to which output will get the input



## Decoder as a Building Block

 A decoder provides the 2<sup>n</sup> minterms of n input variable




- We can use a decoder and OR gates to realize any Boolean function expressed as sum of minterms
  - Any circuit with n inputs and m outputs can be realized using an n-to-2<sup>n</sup> decoder and m OR gates.

## Example: Decoder as a Building Block

#### Full adder

- $C = xy + xz + yz = \Sigma(3, 5, 6, 7)$
- $S = x \oplus y \oplus z = \Sigma(1, 2, 4, 7)$



#### **Encoders**

- An encoder is a combinational circuit that performs the inverse operation of a decoder
  - number of inputs: 2<sup>n</sup>
  - number of outputs: n
  - the output lines generate the binary code corresponding to the input value

• Example: n = 2

$d_0$	$d_1$	$d_2$	$d_3$	×	У
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

## **Priority Encoder**

- Problem with a regular encoder:
  - only one input can be active at any given time
  - the output is undefined for the case when more than one input is active simultaneously.
- Priority encoder:
  - there is a priority among the inputs

$d_0$	$d_1$	$d_2$	$d_3$	X	У	V
0	0	0	0	X		
1	0	0	0		0	
X	1	0	0		1	
X	X	1	0	1	0	1
X	X	X	1	1	1	1

## 4-bit Priority Encoder

- In the truth table
  - X for input variables represents both 0 and 1.
  - Good for condensing the truth table
  - Example:  $X100 \rightarrow (0100, 1100)$ 
    - This means d<sub>1</sub> has priority over d<sub>0</sub>
    - d<sub>3</sub> has the highest priority
    - d<sub>2</sub> has the next
    - d<sub>0</sub> has the lowest priority
  - V = ?

## Maps for 4-bit Priority Encoder

$d_2d_3$				
$d_0d_1$	00	01	11	10
00	X	1	1	1
01	0	1	1	1
11	0	1	1	1
10	0	1	1	1

$$-x =$$

$d_2d_3$							
$d_0d_1$	00	01	11	10			
00	X	1	1	0			
01	1	1	1	0			
11	1	1	1	0			
10	0	1	1	0			


$$-y =$$

## 4-bit Priority Encoder: Circuit

$$-x = d_2 + d_3$$
 $-y = d_1d_2' + d_3$ 
 $-V = d_0 + d_1 + d_2 + d_3$ 
 $d_2$ 
 $d_1$ 
 $d_2$ 
 $d_3$ 
 $d_4$ 

## Multiplexers


- A combinational circuit
  - It selects binary information from one of the many input lines and directs it to a single output line.
  - Many inputs m
  - One output line
  - selection lines  $n \rightarrow n = ?$
- **Example: 2-to-1-line multiplexer** 
  - 2 input lines I<sub>0</sub>, I<sub>1</sub>
  - 1 output line Y
  - 1 select line S




Function Table

## 2-to-1-Line Multiplexer





## Special Symbol



## 4-to-1-Line Multiplexer

- 4 input lines: I<sub>0</sub>, I<sub>1</sub>, I<sub>2</sub>, I<sub>3</sub>
- 1 output line: Y
- 2 select lines:  $S_1$ ,  $S_0$ .


$$egin{array}{c|cccc} S_1 & S_0 & Y \\ \hline 0 & 0 & ? \\ 0 & 1 & ? \\ 1 & 0 & ? \\ 1 & 1 & ? \\ \hline \end{array}$$

$$Y = ?$$

### Interpretation:


- In case  $S_1 = 0$  and  $S_0 = 0$ , Y selects  $I_0$
- In case  $S_1 = 0$  and  $S_0 = 1$ , Y selects  $I_1$
- In case  $S_1 = 1$  and  $S_0 = 0$ , Y selects  $I_2$
- In case  $S_1 = 1$  and  $S_0 = 1$ , Y selects  $I_3$

## 4-to-1-Line Multiplexer: Circuit



## Multiplexer with Enable Input


 To select a certain building block we use enable inputs



# Design with Multiplexers 1/2

- Reminder: design with decoders
- Half adder


$$-C = xy = \Sigma$$
$$-S = x \oplus y = x'y + xy' = \Sigma$$



• A closer look will reveal that a multiplexer is nothing but a decoder with OR gates

# Design with Multiplexers 2/2

## 4-to-1-line multiplexer



• 
$$S_1 \rightarrow X$$

• 
$$S_0 \rightarrow y$$

• 
$$S_1'S_0' = x'y'$$

$$\bullet \quad S_1'S_0 = x'y,$$

$$\bullet \quad S_1 S_0' = xy',$$


• 
$$S_1S_0 = xy$$

• 
$$Y = S_1'S_0' I_0 + S_1'S_0 I_1 + S_1S_0' I_2 + S_1S_0 I_3.$$

• 
$$Y = x'y' I_0 + x'y I_1 + xy' I_2 + xyI_3$$


## **Example: Design with Multiplexers**

• Example:  $S = \Sigma(1, 2)$ 



# Design with Multiplexers Efficiently

- More efficient way to implement an n-variable Boolean function
  - 1. Use a multiplexer with n-1 selection inputs
  - 2. First (n-1) variables are connected to the selection inputs
  - 3. The remaining variable is connected to data inputs
- Example:  $Y = \Sigma(1, 2)$



# **Example: Design with Multiplexers**

•  $F(x, y, z) = \Sigma(1, 2, 6, 7)$ 

• 
$$\mathbf{F} = \mathbf{x}'\mathbf{y}'\mathbf{z} + \mathbf{x}'\mathbf{y}\mathbf{z}' + \mathbf{x}\mathbf{y}\mathbf{z}' + \mathbf{x}\mathbf{y}\mathbf{z}$$

• 
$$Y = S_1'S_0' I_0 + S_1'S_0 I_1 + S_1S_0 I_2 + S_1S_0 I_3$$

•  $I_0 = z$ ,  $I_1 = z'$ ,  $I_2 = 0$ ,  $I_3 = z$  or z'.

X	у	Z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

F=

F=

F=

F=


# **Example: Design with Multiplexers**

$$F = x'y'z + x'yz' + xyz' + xyz$$
$$F = z \text{ when } x = 0 \text{ and } y = 0$$

$$F = z'$$
 when  $x = 0$  and  $y = 1$ 

$$F = 0$$
 when  $x = 1$  and  $y = 0$ 

$$F = 1$$
 when  $x = 1$  and  $y = 1$ 




# Design with Multiplexers

- General procedure for n-variable Boolean function
  - $F(x_1, x_2, ..., x_n)$
- 1. The Boolean function is expressed in a truth table
- 2. The first (n-1) variables are applied to the selection inputs of the multiplexer  $(x_1, x_2, ..., x_{n-1})$
- 3. For each combination of these (n-1) variables, evaluate the value of the output as a function of the last variable,  $x_n$ .
  - $0, 1, x_n, x_n'$
- 4. These values are applied to the data inputs in the proper order.

# Programmable Logic Devices (PLD's)


- Programmable Logic Devices are formed by AND and OR arrays. The gate arrays are programmed by using switches in order implement a special Boolean function.
- We will discuss three PLDs in this course.
  - 1. Programmable Read Only Memory (PROM)
  - 2. Programmable Logic Array (PLA)
  - 3. Programmable Array Logic (PAL)

#### **Programmable Logic Devices**



#### Read Only Memory (ROM)

- ROM is a device which can store binary information and keep it even when the power is cut.
- ROM contains a decoder and a fixed OR array.



Architecture of a 32x8-bit ROM

# Combinational Circuit Design by Using ROM

- It is direct implementation of a Boolean function.
  - There is no need to optimize the Boolean function. It produces all the minterms.
- Reprogramme gives the chance to implement different Boolean functions on the same device.


## **Design with ROM**

• The truth table of the Boolean function shows the positions of the switches that are closed.

Inputs				Outputs								
$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
0	0	0	0	0	1	0	1	1	0	1	1	0
0	0	0	0	1	0	0	0	1	1	1	0	1
0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0	1	1	1	0	1	1	0	0	1	0
	•••				•••							
1	1	1	0	0	0	0	0	0	1	0	0	1
1	1	1	0	1	1	1	1	0	0	0	1	0
1	1	1	1	0	0	1	0	0	1	0	1	0
1	1	1	1	1	0	0	1	1	0	0	1	1

## **Design with ROM**

- X shows that there is connection. Hence X shows logic-1.
- If there is no X, then there is no connection. Hence absense of X means logic-0.




### Example

- Design a circuit which calculates the square of the 3-bit input with ROM.
- We have to find the input and output bit length.
  - The input bit length is 3. The output bit length is 6. 72 = 49 = 1100012.
- We have to produce the truth table.
  - Doğruluk Tablosu:


<b>x</b> <sub>2</sub>	$\mathbf{x}_1$	$\mathbf{x}_0$	$y_5$	$y_4$	$y_3$	$\mathbf{y}_2$	$\mathbf{y}_1$	$\mathbf{y_0}$
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	0	1
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	0	0	1

# Example


- We decide that  $y_0 = x_0$  and  $y_1 = 0$  from the truth table.
- We need a 8×4 ROM.




## Programmable Array Logic (PAL)



## **Design with PAL**



## Programmable Logic Array (PLA)



$$F1 = AB' + AC + A'BC'$$

$$F2 = (AC + BC)'$$