# DIGITAL SYSTEM DESIGN APPLICATIONS

(CRN: 11275)

### THE REPORT OF EXPERIMENT - 4



Faculty of Electrical and Electronics Engineering
Electronics and Communication Engineering

### 1. Half Adder


```
module HA(
    input x,
    input y,
    output cout,
    output sum
    );

assign cout = x & y;
assign sum = x ^ y;
endmodule
```

Half Adder Verilog Code

```
`timescale 1ns / 1ps
module HA_tb();
reg x, y;
wire cout, sum;
HA ha1(
    .x(x),
    .y(y),
    .cout(cout),
    .sum(sum)
    );
initial begin
    x = 1'b0; y = 1'b0; #10;
    x = 1'b0; y = 1'b1; #10;
    x = 1'b1; y = 1'b0; #10;
    x = 1'b1; y = 1'b1; #10;
    $finish();
end
endmodule
```

Half Adder Testbench Code



Half Adder Behavioral Simulation

#### 2. Full Adder


```
module FA(
    input x,
    input y,
    input cin,
    output cout,
    output sum
    );
wire [2:0] fa_temp_wire;

HA hal(.x(x), .y(y), .sum(fa_temp_wire[0]), .cout(fa_temp_wire[1]));
HA ha2(.x(fa_temp_wire[0]), .y(cin), .sum(sum), .cout(fa_temp_wire[2]));
assign cout = fa_temp_wire[1] | fa_temp_wire[2];
endmodule
```

Full Adder Verilog Code

```
`timescale 1ns / 1ps
module FA tb();
wire cout, sum;
reg x, y, cin;
FA uut (
    .x(x),
    .y(y),
    .cin(cin),
    .cout (cout),
    .sum(sum)
    );
initial begin
    x = 1'b0; y = 1'b0; cin = 1'b0; #10;
    x = 1'b0; y = 1'b0; cin = 1'b1; #10;
    x = 1'b0; y = 1'b1; cin = 1'b0; #10;
    x = 1'b0; y = 1'b1; cin = 1'b1; #10;
    x = 1'b1; y = 1'b0; cin = 1'b0; #10;
    x = 1'b1; y = 1'b0; cin = 1'b1; #10;
    x = 1'b1; y = 1'b1; cin = 1'b0; #10;
    x = 1'b1; y = 1'b1; cin = 1'b1; #10;
    $finish();
end
endmodule
```

Full Adder Testbench Code



Full Adder Behavioral Simulation

## 3. Ripple Carry Adder

```
module RCA(
    input [3:0] x,
    input [3:0] y,
    input cin,
    output cout,
    output [3:0] sum
    );


wire [2:0] rca_wire;

FA fa0(.x(x[0]), .y(y[0]), .cin(cin), .cout(rca_wire[0]), .sum(sum[0]));
FA fa1(.x(x[1]), .y(y[1]), .cin(rca_wire[0]), .cout(rca_wire[1]), .sum(sum[1]));
FA fa2(.x(x[2]), .y(y[2]), .cin(rca_wire[1]), .cout(rca_wire[2]), .sum(sum[2]));
FA fa3(.x(x[3]), .y(y[3]), .cin(rca_wire[2]), .cout(cout), .sum(sum[3]));
endmodule
```

RCA Verilog Code

```
`timescale 1ns / 1ps
module RCA tb();
wire cout;
wire [3:0] sum;
reg [3:0] x, y;
reg cin;
RCA uut (
    .x(x),
    .y(y),
    .cin(cin),
    .cout(cout),
    .sum(sum));
initial begin
    x = 4'b0000; y = 4'b0000; cin = 1'b0; #10;
    x = 4'b0001; y = 4'b0001; cin = 1'b0; #10;
    x = 4'b0010; y = 4'b0010; cin = 1'b0; #10;
    x = 4'b0100; y = 4'b0100; cin = 1'b0; #10;
    x = 4'b1000; y = 4'b1000; cin = 1'b0; #10;
    x = 4'b0000; y = 4'b0000; cin = 1'b1; #10;
    x = 4'b0001; y = 4'b0001; cin = 1'b1; #10;
    x = 4'b0010; y = 4'b0010; cin = 1'b1; #10;
    x = 4'b0100; y = 4'b0100; cin = 1'b1; #10;
    x = 4'b1000; y = 4'b1000; cin = 1'b1; #10;
    $finish();
end
endmodule
```

RCA Testbench Code



RCA Behavioral Simulation

### 4. Ripple Carry Adder "parametric"

```
module parametric_RCA #(parameter SIZE = 8)(
    input [SIZE - 1:0] x,
    input [SIZE - 1:0] y,
    input cin,
    output cout,
    output [SIZE - 1:0] sum
    );
wire [SIZE - 2:0] carry;
genvar i;
generate
    for(i = 0; i < SIZE; i = i + 1) begin : RCA generate</pre>
        if (i == 0) begin
            FA fa first(.x(x[i]),
                         y(y[i]),
                         .cin(cin),
                         .cout(carry[i]),
                         .sum(sum[i]));
        end
        else if (i == SIZE - 1) begin
            FA fa last (.x(x[i]),
                         .y(y[i]),
                         .cin(carry[i-1]),
                         .cout (cout),
                         .sum(sum[i]));
        end
        else begin
            FA fa middle(.x(x[i]),
                          y(y[i]),
                          .cin(carry[i-1]),
                          .cout(carry[i]),
                          .sum(sum[i]));
        end
    end
endgenerate
endmodule
```


Parametric RCA Verilog Code

```
`timescale 1ns / 1ps
module parametric RCA tb();
reg [7:0] x, y;
reg cin;
wire [7:0] sum;
wire cout;
parametric RCA #(.SIZE(8)) uut(
    .x(x),
    .y(y),
    .cin(cin),
    .cout (cout),
    .sum(sum)
    );
initial begin
    x = 8'b0000\_0001; y = 8'b0000 1000; cin = 1'b0; #10;
    x = 8'b0000 1100; y = 8'b0110 0000; cin = 1'b0; #10;
    x = 8'b1110'0011; y = 8'b1100'0001; cin = 1'b0; #10;
    x = 8'b0000_0001; y = 8'b0000_1000; cin = 1'b1; #10;
x = 8'b0000_1100; y = 8'b0110_0000; cin = 1'b1; #10;
    x = 8'b1110'0011; y = 8'b1100'0001; cin = 1'b1; #10;
    $finish();
end
endmodule
```


Parametric RCA Testbench Code




Parametric RCA Behavioral Simulation




RTL Schematic - Parametric RCA




Technology Schematic - Parametric RCA



Utilization Summary - Parametric RCA



Setup Timing - Parametric RCA



Hold Timing - Parametric RCA


### 5. Carry Lookahead Adder "parametric"

```
module CLA #(parameter SIZE = 8)(
    input [SIZE-1:0] x,
    input [SIZE-1:0] y,
   input cin,
    output cout,
    output [SIZE-1:0] s
wire [SIZE-1:0] wire g, wire p, wire c;
genvar i;
    generate
        for (i = 0; i \le SIZE; i = i + 1) begin
            assign wire_g[i] = x[i] & y[i];
            assign wire p[i] = x[i] ^ y[i];
    endgenerate
    assign wire c[0] = cin;
    generate
    for (i = 1; i<SIZE; i = i + 1) begin</pre>
        assign wire_c[i] = wire_g[i-1] | (wire_p[i-1] & wire_c[i-1]);
    endgenerate
    generate
    for (i = 0; i < SIZE; i = i + 1) begin</pre>
        assign s[i] = wire p[i] ^ wire c[i];
    endgenerate
    assign cout = wire_g[SIZE-1] | (wire_p[SIZE-1] & wire_c[SIZE-1]);
endmodule
```


CLA Verilog Code

```
`timescale 1ns / 1ps
module CLA tb();
wire [7:0] s;
wire cout;
reg cin;
reg [7:0] x, y;
CLA #(.SIZE(8)) uut(
    .x(x),
    .y(y),
    .cin(cin),
    .cout (cout),
    .s(s));
initial begin
    x = 4'b00000; y = 4'b00000; cin = 1'b0; #10;
    x = 4'b0001; y = 4'b0001; cin = 1'b0; #10;
    x = 4'b0010; y = 4'b0010; cin = 1'b0; #10;
    x = 4'b0100; y = 4'b0100; cin = 1'b0; #10;
    x = 4'b1000; y = 4'b1000; cin = 1'b0; #10;
    x = 4'b0000; y = 4'b0000; cin = 1'b1; #10;
    x = 4'b0001; y = 4'b0001; cin = 1'b1; #10;
    x = 4'b0010; y = 4'b0010; cin = 1'b1; #10;
    x = 4'b0100; y = 4'b0100; cin = 1'b1; #10;
    x = 4'b1000; y = 4'b1000; cin = 1'b1; #10;
    $finish();
end
endmodule
```


CLA Testbench Code




**CLA Behavioral Simulation** 




**CLA RTL Schematic** 




CLA Technology Schematic



Setup Delays - CLA



Hold Delays - CLA



Utilization Summary - CLA

#### 6. Behavioral Adder

```
module BA #(parameter SIZE = 8)(
    input [SIZE-1:0] x,
    input [SIZE-1:0] y,
    output cout,
    output [SIZE-1:0] sum
    );


wire [SIZE:0] temp;

assign temp = x + y;
assign sum = temp[SIZE-1:0];
assign cout = temp[SIZE];
endmodule
```


Behavioral Adder Verilog Code

```
`timescale 1ns / 1ps
module BA tb();
wire [7:0] sum;
wire cout;
reg [7:0] x, y;
BA #(.SIZE(8)) uut(
    .x(x),
    .y(y),
    .cout (cout),
    .sum(sum));
initial begin
    x = 8'b0000 0000; y = 8'b0000 0000; #10;
    x = 8'b0001 0001; y = 8'b0001 0001; #10;
    x = 8'b0010 0010; y = 8'b0010 0010; #10;
    x = 8'b0100_0100; y = 8'b0100_0100; #10;
    x = 8'b1000_1001; y = 8'b1000_1000; #10;
    x = 8'b0000_0100; y = 8'b0110_1100; #10;
    x = 8'b1001 0001; y = 8'b0001 0001; #10;
    x = 8'b1010 0010; y = 8'b0110 0010; #10;
    x = 8'b0100 0100; y = 8'b0100 0111; #10;
    x = 8'b1111'1111; y = 8'b1010'1000; #10;
    $finish();
endmodule
```


Behavioral Adder Testbench Code




Behavioral Adder Behavioral Simulation




Behavioral Adder RTL Schematic




Behavioral Adder Technology Schematic



**Utilization Summary** 



Setup Delays - Behavioral Adder




Hold Delays - Behavioral Adder


To compare the behavioral adder with previous adders, it can be seen that: I/O ports are dropped by one because the Cin did not implement to the behavioral adder. Even though all the designs use 8 LUTs, the delays are different. For the RCA and CLA designs, Cout has the longest delay which is around 14ns for both designs. However, that's not the case for the behavioral design. The values of the delays of the behavioral design are close numbers around 11 ns and all of them are nearly the same.

Both RCA and CLA design uses the LUT5s and LUT3s in the technology implementation however, in the behavioral design LUT2s and CARRY4s are observed. Also, the behavioral design has the simplest RTL schematic of all. RCA has the full-adders and CLA has the basic logic gates in the RTL schematic.


#### After "DON'T\_TOUCH" Attribute:



RTL Schematic of BA (Behavioral Adder)




Technology Schematic of BA



Setup Delays - BA




Hold Delays - BA




Utilization Summary - BA


It is observed that there is no change for the behavioral design. This means, Vivado do not apply any optimization to the behavioral design. The optimizations occur after synthesis therefore, any difference cannot be seen in any RTL schematics.




Technology Schematic - parametric RCA



Utilization Summary - parametric RCA




Setup Delays - parametric RCA




Hold Delays - parametric RCA


For RCA, the utilization did not change however, technology schematic enlarged by non-optimized full-adders and the setup delays are increased significantly. No difference between RTLs.



Technology Schematic of CLA



Utilization Summary of CLA



Setup Delays - CLA

Both resource usage and delays have increased significantly for the CLA design. This is because of the non-optimization of LUT5s into a LUT2 and a LUT3. The number of LUTs increases therefore the path delays increases.

#### 7. Adder-Subtractor Circuit

```
module Add Sub (
    input [3:0] A,
    input [3:0] B,
    input cin,
    output [3:0] sum,
    output cout,
    output overflow
    );
wire [2:0] wire c;
wire [3:0] wire fa b;
genvar i;
generate
    for (i=0; i<4; i = i +1) begin
        assign wire fa b[i] = cin ^ B[i];
    end
endgenerate
FA fa0(.x(A[^{0}]), .y(wire fa b[^{0}]), .cin(cin), .cout(wire c[^{0}]), .sum(sum[^{0}]));
FA fal(.x(A[1]), .y(wire_fa_b[1]), .cin(wire_c[0]), .cout(wire_c[1]), .sum(sum[1]));
FA fa2(.x(A[2]), .y(wire_fa_b[2]), .cin(wire_c[1]), .cout(wire_c[2]), .sum(sum[2]));
FA fa3(.x(A[3]), .y(wire fa b[3]), .cin(wire c[2]), .cout(cout), .sum(sum[3]));
assign overflow = wire c[2] ^ cout;
endmodule
```


Add-Sub Verilog Code

```
`timescale 1ns / 1ps
module Add Sub tb();
wire cout, overflow;
wire [3:0] sum;
reg [3:0] A, B;
reg cin;
Add Sub uut (
    .A(A),
    .B(B),
    .cin(cin),
    .cout (cout),
    .sum(sum),
    .overflow(overflow));
initial begin
    A = 4'b0000; B = 4'b0000; cin = 1'b0; #10;
    A = 4'b1010; B = 4'b0101; cin = 1'b0; #10;
    A = 4'b00000; B = 4'b1111; cin = 1'b0; #10;
    A = 4'b1100; B = 4'b1100; cin = 1'b0; #10;
    A = 4'b1110; B = 4'b0011; cin = 1'b0; #10;
    A = 4'b00000; B = 4'b00000; cin = 1'b1; #10;
    A = 4'b1010; B = 4'b0101; cin = 1'b1; #10;
    A = 4'b00000; B = 4'b1111; cin = 1'b1; #10;
    A = 4'b1100; B = 4'b1100; cin = 1'b1; #10;
    A = 4'b1110; B = 4'b0011; cin = 1'b1; #10;
    A = 4'b1100; B = 4'b1111; cin = 1'b1; #10;
    $finish();
end
endmodule
```


Add-Sub Testbench Code




Add-Sub Behavioral Simulation




Add-Sub RTL Schematic



Add-Sub Technology Schematic



Add-Sub Utilization Summary



Hold Delavs - Add-Sub

#### 8. Research

**DSP Blocks:** DSP (Digital Signal Processing) blocks are build-in hardware units in FPGAs designed for compute intensive operations like <u>Multiplication</u>, <u>MAC (Multiply-Accumulate)</u>, <u>Filtering</u>, <u>FFT (Fast Fourier Transform)</u>. However, operands must fit 25x18-bit multipliers in Xilinx 7-Series FPGAs. To be able to use DPS blocks the multiplication (\*) operation must be performed. After the synthesis, open "Utilization Report" to look DSP block usage. It can also be seen in the technology schematic. Here is a RTL code example:

```
module mult unsigned (clk, A, B, RES);
parameter WIDTHA = 16;
parameter WIDTHB = 24;
input clk;
input [WIDTHA-1:0] A;
input [WIDTHB-1:0] B;
output [WIDTHA+WIDTHB-1:0] RES;
reg [WIDTHA-1:0] rA;
reg [WIDTHB-1:0] rB;
reg [WIDTHA+WIDTHB-1:0] M [3:0];
integer i;
always @(posedge clk)
begin
rA <= A;
rB <= B;
M[0] \leftarrow rA * rB;
for (i = 0; i < 3; i = i+1)
M[i+1] \leftarrow M[i];
end
assign RES = M[3];
endmodule
```

Multiply-Accumulate (MAC) Operation

**Fixed-Point Representation in FPGA Design:** Fixed-point representation is a way of encoding real numbers as integers, where the position of the decimal point is fixed. This design is commonly used in FPGA designs due to the efficiency in arithmetic operations. In binary 0110.1010 represents 6.625 in decimal. Compared with the floating-point design, fixed point design has a lower power consumption, faster operation speed in simpler operations, minimalization in LUT and DSP usage and easier design/implement. However, it has limited precision which makes it unsuitable for some complex computation and scientific calculations.<sup>2</sup>

## References

- 1- Vivado Design Suite User Guide: Synthesis (UG901), Multipliers, DSP Block Implementations
- 2- Vivado Design Suite User Guide: Logic Simulation (UG900), Fixed and Floating Point Packages