RISC-V Architecture &

Processor Design

Week 2

Hardware Description
Languages and SystemVerilog

Course Introduction

RISC-V Architecture and Processor Design

 Aims for a top-to-bottom understanding of a modern RISC-V processor system.

Grading

- 6-7 HWs
- One term project
- One final project


Instructor

Dr. Hasan Erdem Yantır TÜBİTAK BİLGEM

hasan.yantir@tubitak.gov.tr

Topics

- Introduction to HDLs
- Combinational Logic
- Delays
- Sequential Logic
- Combinational Logic w/ Always
- Blocking & Nonblocking Assignments
- Finite State Machines
- Parameterized Modules
- Testbenches
- Timing in Digital Systems
- Power Consumption in Digital Systems
- The Art of Managing Complexity



Introduction to HDLs

Introduction

Hardware description language (HDL):

- Specifies logic function only
- Computer-aided design (CAD) tool produces or synthesizes the optimized gates
- Most commercial designs built using HDLs
- Two leading HDLs:
 - SystemVerilog
 - Developed in 1984 by Gateway Design Automation
 - IEEE standard (1364) in 1995
 - Extended in 2005 (IEEE STD 1800-2009)

- VHDL 2008

- Developed in 1981 by the Department of Defense
- IEEE standard (1076) in 1987
- Updated in 2008 (IEEE STD 1076-2008)

HDL to Gates

Simulation

- Inputs applied to circuit
- Outputs checked for correctness
- Millions of dollars saved by debugging in simulation instead of hardware

Synthesis

 Transforms HDL code into a *netlist* describing the hardware (i.e., a list of gates and the wires connecting them)


HDL: *Hardware* Description Language

IMPORTANT:

When using an HDL, think of the hardware the HDL should produce, then write the appropriate idiom that implies that hardware.

Beware of treating HDL like software and coding without thinking of the hardware.

SystemVerilog Modules



Two types of Modules:

- Behavioral: describe what a module does
- Structural: describe how it is built from simpler modules

Module Declaration


- module/endmodule: required to begin/end module
- example: name of the module



Behavioral SystemVerilog

- module/endmodule: required to begin/end module
- example: name of the module
- Operators:
 - ~: NOT
 - &: AND
 - : OR


HDL Simulation



HDL Synthesis

SystemVerilog:

Synthesis:



SystemVerilog Syntax

- Case sensitive
 - Example: reset and Reset are not the same signal.
- No names that start with numbers
 - Example: 2mux is an invalid name
- Whitespace ignored
- Comments:

Structural System Verilog

```
module and3(input logic a, b, c,
           output logic y);
 assign y = a \& b \& c;
endmodule
module inv(input logic a,
          output logic y);
 assign y = -a;
endmodule
module nand3(input logic a, b, c
            output logic y);
  logic n1;
                              // internal signal
  and3 andgate(a, b, c, n1); // instance of and3
  inv inverter(n1, y); // instance of inv
endmodule
```

Combinational Logic


Bitwise Operators

```
module gates (input logic [3:0] a, b,
              output logic [3:0] y1, y2, y3, y4, y5);
   /* Five different two-input logic
      gates acting on 4 bit busses */
                                              Synthesis:
   assign y1 = a \& b; // AND
   assign y2 = a \mid b; // OR
   assign y3 = a ^ b; // XOR
                                                     y3[3:0]
   assign y4 = \sim (a \& b); // NAND
   assign y5 = \sim (a \mid b); // NOR
                                              y1[3:0]
                                                     y4[3:0]
endmodule
                                                          [3:0]
y1[3:0]
                                              y2[3:0]
                                                     y5[3:0]
// single line comment
                                                          [3:0]
y2[3:0]
/*...*/ multiline comment
```

Reduction Operators

SystemVerilog:


Synthesis:



Conditional Assignment

SystemVerilog:

Synthesis:




is also called a ternary operator because it operates on 3 inputs: s, d1, and d0.

Internal Variables

SystemVerilog:

Synthesis:



Precedence

Highest

| ~ | NOT | | |
|--------------|------------------|--|--|
| *, /, % | mult, div, mod | | |
| +, - | add, sub | | |
| <<, >> | shift | | |
| <<<, >>> | arithmetic shift | | |
| <, <=, >, >= | comparison | | |
| ==, != | equal, not equal | | |
| &, ~& | AND, NAND | | |
| ^, ~^ | XOR, XNOR | | |
| , ~ | OR, NOR | | |
| ?: | ternary operator | | |

Lowest

Numbers

Format: N'Bvalue

N = number of bits, B = base

N'B is optional but recommended (default is decimal)

| Number | # Bits | Base | Decimal Equivalent | Stored |
|--------------|---------|-------------|-----------------------|-----------|
| 3'b101 | 3 | binary | 5 | 101 |
| 'b11 | unsized | binary | 3 | 000011 |
| 8'b11 | 8 | binary | 3 | 00000011 |
| 8'b1010_1011 | 8 | binary | 171 | 10101011 |
| 3'd6 | 3 | decimal | 6 | 110 |
| 6'042 | 6 | octal | 34 | 100010 |
| 8'hAB | 8 | hexadecimal | 171 | 10101011 |
| 42 | Unsized | decimal | 42 | 000101010 |

Bit Manipulations: Example 1

SystemVerilog:

```
assign y = \{a[2:1], \{3\{b[0]\}\}, a[0], 6'b100_010\};
```

If y is a 12-bit signal, the above statement produces:


```
y = a[2] a[1] b[0] b[0] b[0] a[0] 1 0 0 0 1 0
```

Underscores (_) are used for formatting only to make it easier to read. SystemVerilog ignores them.

Bit Manipulations: Example 2

SystemVerilog:


Synthesis:



Z: Floating Output

SystemVerilog:


Synthesis:




SystemVerilog:

Delays are for simulation only! They do not determine the delay of your hardware.


endmodule




SystemVerilog:




SystemVerilog:




SystemVerilog:



SystemVerilog:



SystemVerilog:



Sequential Logic

Sequential Logic

- SystemVerilog uses idioms to describe latches, flip-flops and FSMs
- Other coding styles may simulate correctly but produce incorrect hardware

always Statement


General Structure:

```
always @(sensitivity list)
  statement;
```

Whenever the event in sensitivity list occurs, statement is executed

D Flip-Flop

Synthesis:



Resettable D Flip-Flop

```
module flopr(input logic clk,
              input logic reset,
              input logic [3:0] d,
             output logic [3:0] q);
  always ff @(posedge clk)
    if (reset) q <= 4'b0;
    else q \leq d;
endmodule
                           Synthesis:
             clk
                                           [3:0] [3:0] q[3:0]
                   [3:0]
                        [3:0]
                              D[3:0] Q[3:0]
           d[3:0]
           reset
                                q[3:0]
```

Resettable D Flip-Flop

```
module flopr(input logic clk,
             input logic reset,
             input logic [3:0] d,
             output logic [3:0] q);
  always ff @(posedge clk, posedge reset)
    if (reset) q <= 4'b0;
    else q \le d;
endmodule
                           Synthesis:
             clk
                                           [3:0] [3:0] q[3:0]
                   [3:0]
                        [3:0]
                             D[3:0] Q[3:0]
          d[3:0]
           reset
                                q[3:0]
```

D Flip-Flop with Enable

```
module flopren (input logic clk,
               input logic reset,
               input logic en,
               input logic [3:0] d,
               output logic [3:0] q);
  always ff @(posedge clk, posedge reset)
    if (reset) q <= 4'b0;
    else if (en) q <= d;
                                   Synthesis:
endmodule
                    clk
                                [3:0]
                           [3:0]
                                               [3:0] [3:0]
                                    D[3:0]
                                         Q[3:0]
                   d[3:0]
                                                      q[3:0]
                                    Ε
                    en
                                        R
                   reset
```

q[3:0]

Latch

Warning: We don't use latches in this text. But you might write code that inadvertently implies a latch. Check synthesized hardware – if it has latches in it that you didn't intend to create, there's an error.

Review

General Structure:

```
always @(sensitivity list)
  statement;
```

- Flip-flop: always ff
- Latch: always_latch (don't use)

Combinational Logic using always

if/else and case/casez

Statements that must be inside always statements:

- -if/else
- case, casez

Combinational Logic using always

```
// combinational logic using an always statement
module gates (input logic [3:0] a, b,
            output logic [3:0] y1, y2, y3, y4, y5);
  always comb // need begin/end because there is
          // more than one statement in always
   begin
     y1 = a \& b; // AND
     y2 = a | b; // OR
     y3 = a ^ b; // XOR
     y4 = \sim (a \& b); // NAND
     y5 = ~(a | b); // NOR
   end
endmodule
```

This hardware could be described with assign statements using fewer lines of code, so it's better to use assign statements in this case.

Combinational Logic using case

```
module sevenseg(input logic [3:0] data,
               output logic [6:0] segments);
  always comb
    case (data)
      //
                            abc defg
      0: segments =
                         7'b111 1110;
     1: segments =
                         7'b011 0000;
     2: segments =
                         7'b110 1101;
      3: segments =
                         7'b111 1001;
      4: segments =
                         7'b011 0011;
                         7'b101 1011;
      5: segments =
      6: segments =
                         7'b101 1111;
     7: segments =
                         7'b111 0000;
      8: segments =
                         7'b111 1111;
      9: segments = 7'b111 0011;
      default: segments = 7'b000 0000; // required
    endcase
endmodule
```


Combinational Logic using case

- case statement implies combinational logic
 only if all possible input combinations described
- Remember to use default statement

Combinational Logic using casez

```
module priority casez(input logic [3:0] a,
                      output logic [3:0] y);
  always comb
    casez(a)
      4'b1???: y = 4'b1000; // ? = don't care
      4'b01??: y = 4'b0100;
      4'b001?: y = 4'b0010;
      4'b0001: y = 4'b0001;
      default: y = 4'b0000;
   endcase
endmodule
```

Synthesis:



Blocking and Nonblocking Assignments

Blocking vs. Nonblocking Assignment

- <= is nonblocking assignment</p>
 - Occurs simultaneously with others
- = is **blocking** assignment
 - Occurs in order it appears in file

Rules for Signal Assignment

Synchronous sequential logic: use always_ff @ (posedge clk) and nonblocking assignments (<=)

```
always_ff @(posedge clk)
  q <= d; // nonblocking</pre>
```

• Simple combinational logic: use continuous assignments (assign...)

```
assign y = a \& b;
```

- More complicated combinational logic: use always_comb and blocking assignments (=)
- Assign a signal in only one always statement or continuous assignment statement.


Finite State Machines

Finite State Machines


Three blocks:

- next state logic
- state register
- output logic


Moore FSM



Mealy FSM



FSM Example 1: Divide by 3



The double circle indicates the reset state


Divide by 3 FSM in SystemVerilog

```
module divideby3FSM(input logic clk,
                     input logic reset,
                     output logic a);
   typedef enum logic [1:0] {S0, S1, S2}
statetype;
   statetype state, nextstate;
   // state register
                                                                 S2
   always ff @(posedge clk, posedge reset)
      if (reset) state <= S0;
      else
                 state <= nextstate;</pre>
   // next state logic
   always comb
     case (state)
        S0:
            nextstate = S1;
        S1: nextstate = S2;
        S2: nextstate = S0;
        default: nextstate = S0;
                                                          CLK
     endcase
                                                next
                                                              state
                                                                   output
                                      inputs -
                                                                           outputs
                                                state
                                                logic
   // output logic
   assign q = (state == S0);
```

endmodule

FSM Example 2: Sequence Detector

Moore FSM




Sequence Detector FSM: Moore

```
module segDetectMoore(input logic clk, reset, a,
                      output logic smile);
   typedef enum logic [1:0] {S0, S1, S2} statetype;
   statetype state, nextstate;
   // state register
   always ff @(posedge clk, posedge reset)
      if (reset) state <= S0;
      else state <= nextstate;
   // next state logic
   always comb
      case (state)
        S0:
                 if (a) nextstate = S0;
                                                     Moore FSM
                 else nextstate = S1;
                                                       Reset
        S1:
                 if (a) nextstate = S2;
                 else nextstate = S1;
                                                                  S1
                                                         S0
        S2:
                 if (a) nextstate = S0;
                 else nextstate = S1;
        default:
                        nextstate = S0;
      endcase
                                                        CLK
   // output logic
                                                           k state
                                               next
                                                     state
                                                                  output
   assign smile = (state == S2);
                                                                         - outputs
                                               state
endmodule.
                                               logic
```

FSM Example 3: Sequence Detector


Mealy FSM




Sequence Detector FSM: Mealy

```
module segDetectMealy(input logic
                                  clk, reset, a,
                     output logic smile);
 typedef enum logic {S0, S1} statetype;
  statetype state, nextstate;
 // state register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
   else state <= nextstate;
 // next state and output logic
 always comb begin
   smile = 1'b0;
   case (state)
      S0:
               if (a) nextstate = S0;
               else nextstate = S1;
               if (a) begin
      S1:
                        nextstate = S0;
                        smile = 1'b1;
                      end
               else
                    nextstate = S1;
      default:
                      nextstate = S0;
   endcase
 end
endmodule
```

Mealy FSM





Parameterized Modules

Parameterized Module

2:1 mux:

Instance with 8-bit bus width (uses default):

```
mux2 myMux(d0, d1, s, out);
```

Instance with 12-bit bus width:

```
mux2 # (12) low mux (d0, d1, s, out);
```

Testbenches

Testbenches

- HDL that tests another module: device under test (dut)
- Not synthesizeable
- Types:
 - Simple
 - Self-checking
 - Self-checking with testvectors

Testbenches

 Write SystemVerilog code to implement the following function in hardware. Name the module sillyfunction.

$$y = \overline{b}\overline{c} + a\overline{b}$$

Testbench 1: Simple Testbench

```
module testbench1();
  logic a, b, c;
  logic y;
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // apply inputs one at a time
  initial begin
    a = 0; b = 0; c = 0; #10;
    c = 1; #10;
    b = 1; c = 0; #10;
    c = 1; #10;
    a = 1; b = 0; c = 0; #10;
    c = 1; #10;
    b = 1; c = 0; #10;
    c = 1; #10;
  end
endmodule
```

Testbench 2: Self-Checking Testbench

```
module testbench2();
  logic a, b, c;
  logic y;
  sillyfunction dut(a, b, c, y); // instantiate dut
  initial begin // apply inputs, check results one at a time
    a = 0; b = 0; c = 0; #10;
    if (y !== 1) $display("000 failed.");
    c = 1; #10;
    if (y !== 0) $display("001 failed.");
   b = 1; c = 0; #10;
    if (y !== 0) $display("010 failed.");
   c = 1; #10;
    if (y !== 0) $display("011 failed.");
    a = 1; b = 0; c = 0; #10;
    if (y !== 1) $display("100 failed.");
    c = 1; #10;
    if (y !== 1) $display("101 failed.");
   b = 1; c = 0; #10;
    if (y !== 0) $display("110 failed.");
    c = 1; #10;
    if (y !== 0) $display("111 failed.");
  end
endmodule
```


Testbench 3: Testbench w/ Testvectors

- Testvector file: inputs and expected outputs
- Testbench:
 - 1. Generate clock for assigning inputs, reading outputs
 - 2. Read testvectors file into array
 - 3. Assign inputs, expected outputs
 - 4. Compare outputs with expected outputs and report errors

Testbench 3: Testbench w/ Testvectors

Testbench clock:

- Assign inputs (on rising edge).
- Compare outputs with expected outputs (on falling edge).



 Testbench clock also used as clock for synchronous sequential circuits

Testbench 3: Testvectors File

- File: example.txt
- contains vectors of abc_yexpected

```
//abc_yexpected

000_1

001_0

010_0

011_0

100_1

101_1

110_0

111 0
```

1. Generate Clock

```
module testbench3();
 logic clk, reset;
 logic a, b, c, yexpected;
 logic y;
 logic [31:0] vectornum, errors; // bookkeeping variables
 logic [3:0] testvectors[10000:0]; // array of testvectors
 // instantiate device under test
  sillyfunction dut(a, b, c, y);
 // generate clock
 always // no sensitivity list, so it always executes
   begin
     clk = 1; #5; clk = 0; #5;
   end
```

2. Read Testvectors into Array

```
// at start of test, load vectors and pulse reset
 initial
   begin
      $readmemb("example.tv", testvectors);
      vectornum = 0; errors = 0;
      reset = 1; #22; reset = 0;
    end
// Note: $readmemh reads testvector files written in
// hexadecimal
```

3. Assign Inputs and Expected Outputs

```
// apply test vectors on rising edge of clk
always @(posedge clk)
  begin
  #1; {a, b, c, yexpected} = testvectors[vectornum];
  end
```


4. Compare with Expected Outputs

```
// check results on falling edge of clk
   always @(negedge clk)
    if (~reset) begin // skip during reset
      if (y !== yexpected) begin
        $display("Error: inputs = %b", {a, b, c});
        $display(" outputs = %b (%b expected)", y, yexpected);
        errors = errors + 1;
      end
                                                         This bit width needs
// Note: to print in hexadecimal, use %h. For example,
                                                        to be the same as
         display("Error: inputs = h", \{a, b, c\});
                                                         vector size!
// increment array index and read next testvector
      vectornum = vectornum + 1;
      if (testvectors[vectornum] === 4'bx) begin
          $display("%d tests completed with %d errors",
                vectornum, errors);
        $stop;
      end
    end
endmodule
// === and !== can compare values that are 1, 0, x, or z.
```

Timing in Digital Systems

Timing


- Delay: time between input change and output changing
- How to build fast circuits?



Propagation & Contamination Delay

• Propagation delay: t_{pd} = max delay from input to output

• Contamination delay: t_{cd} = min delay from input to output



Propagation & Contamination Delay


Delay is caused by

- Capacitance and resistance in a circuit
- Speed of light limitation

• Reasons why t_{pd} and t_{cd} may be different:

- Different rising and falling delays
- Multiple inputs and outputs, some of which are faster than others
- Circuits slow down when hot and speed up when cold


Critical (Long) & Short Paths




Critical (Long) Path:
$$t_{pd} = 2t_{pd_AND} + t_{pd_OR}$$
 (max delay)
Short Path: $t_{cd} = t_{cd_AND}$ (min delay)

Timing in Sequential Circuits


- Flip-flop samples D at clock edge
- D must be stable when sampled
- Similar to a photograph, D must be stable around clock edge






Input Timing Constraints


- **Setup time:** t_{setup} = time *before* clock edge data must be stable (i.e. not changing)
- Hold time: t_{hold} = time after clock edge data must be stable
- Aperture time: t_a = time around clock edge data must be stable (t_a = t_{setup} + t_{hold})





Output Timing Constraints

- Propagation delay: t_{pcq} = time after clock edge that Q is guaranteed to be stable (i.e., to stop changing): maximum delay
- Contamination delay: t_{ccq} = time after clock edge that Q might be unstable (i.e., start changing): minimum delay




Dynamic Discipline

- Synchronous sequential circuit inputs must be stable during aperture (setup and hold) time around clock edge
- Specifically, inputs must be stable
 - at least t_{setup} before the clock edge
 - at least until t_{hold} after the clock edge

Dynamic Discipline

 The delay between registers has a minimum and maximum delay, dependent on the delays of the circuit elements



Setup Time Constraint

- Depends on the maximum delay from register R1 through combinational logic to R2
- The input to register R2 must be stable at least $t_{\rm setup}$ before clock edge


CLK CLK
Q1 Q D2
R1 R2

Also called:

Cycle Time Constraint

Hold Time Constraint


- Depends on the minimum delay from register R1 through the combinational logic to R2
- The input to register R2 must be stable for at least $t_{\rm hold}$ after the clock edge



Timing Analysis

- Calculate both constraints:
 - Setup time constraint (aka cycle time constraint)
 - Hold time constraint
- If the hold time constraint isn't met, the circuit won't work reliably at any frequency

Timing Analysis Example



Timing Characteristics

$$t_{ccq} = 30 \text{ ps}$$

$$t_{pcq} = 50 \text{ ps}$$

$$t_{setup} = 60 \text{ ps}$$


$$t_{hold} = 70 \text{ ps}$$

$$t_{pd} = 35 \text{ ps}$$

$$t_{cd} = 25 \text{ ps}$$

Timing Analysis Example

How to fix?



$$t_{pd}$$
 = 3 x 35 ps = 105 ps

$$t_{cd} = 25 \text{ ps}$$

Setup time constraint:

Timing Characteristics

$$t_{ccq} = 30 \text{ ps}$$

$$t_{pcq} = 50 \text{ ps}$$

$$t_{setup} = 60 \text{ ps}$$

$$t_{hold} = 70 \text{ ps}$$


$$\begin{array}{ccc} & & & & \\ & & & \\ & &$$

Hold time constraint:

Clock Skew


Clock Skew

- The clock doesn't arrive at all registers at same time
- Skew: difference between two clock edges
- Perform worst case analysis to guarantee dynamic discipline is not violated for any register – many registers in a system!




Setup Time Constraint with Skew

In the worst case, CLK2 is earlier than CLK1



Hold Time Constraint with Skew

In the worst case, CLK2 is later than CLK1




Power Consumption In Digital Systems

Power Consumption

Power = Energy consumed per unit time

- Dynamic power consumption
- Static power consumption



Dynamic Power Consumption

Power to charge transistor gate capacitances

- Energy required to charge a capacitance, C, to V_{DD} is CV_{DD}^{2}
- Circuit running at frequency f (f cycles per second)
- Capacitor is charged α times per cycle (discharging from 1 to 0 is free)

Dynamic power consumption:

$$P_{dynamic} = \alpha C V_{DD}^2 f$$

Activity Factor α

• α is the fraction of cycles that cap is charged

Clock


- $\alpha = 1$
- Data switching once per cycle
- α = 0.5

Random data

 $\alpha = 0.25$

Typical data

 α = 0.1



Static Power Consumption

- Power consumed when no gates are switching
- Caused by the *quiescent supply current*, I_{DD} (also called the *leakage current*)
- Static power consumption:

$$P_{static} = I_{DD}V_{DD}$$

Power Consumption Example

 Estimate the power consumption of a mobile phone running Angry Birds

```
-V_{DD} = 0.8 \text{ V}
 - C = 5 \text{ nF}
 -f=2 GHz
 -\alpha = 0.1
 -I_{DD} = 100 \text{ mA}
P = \alpha C V_{DD}^2 f + I_{DD} V_{DD}
       = (0.1)(5 \text{ nF})(0.8 \text{ V})^2(2 \text{ GHz}) + (100 \text{ mA})(0.8 \text{ V})
       = (0.64 + 0.08) W \approx 0.72 W
```

Power Consumption Example

 If the phone has a 8 W-hr battery, estimate its battery life sitting idle in your pocket.

```
-V_{DD} = 0.8 \text{ V}
-I_{DD} = 100 \text{ mA}
```

$$P_{static} = I_{DD}V_{DD} = 0.08 \text{ W}$$

```
Battery life = Capacity / Consumption
= (8 W-hr) / (0.08 W) = 100 hr (4 days)
```


The Art of Managing Complexity in Digital Systems

The Art of Managing Complexity

How do we design things that are too big to fit in one person's head at once?

 A 5-stage pipelined RISC-V

- Abstraction
- Discipline
- The Three –y's
 - Hierarchy
 - Modularity
 - Regularity



processor

A modern-day processor

Abstraction

Hiding details when they aren't important

