

ISTANBUL TECHNICAL UNIVERSITY

Digital System Design & Applications

Verilog HDL

RES. ASST. FIRAT KULA



Hardware Description Languages (HDLs) are used to describe digital logic circuits without being tied to a specific electronic technology.

HDLs uses Register-transfer level (RTL) abstraction model.


Register-transfer level (RTL) means the flow of digital signals (data) between hardware registers and logical operators.

RTL is a high-level representation of a digital circuit.

RTL does not consider the physical hardware (real hardware).


The details of gates and their interconnections (Gate-Level Netlist) are extracted by logic synthesis tools (e.g. Vivado, Genus) from the RTL description.





- Coding HDL, C C++, MATLAB or Python.
- Describing the behavior of the circuit.
- Textual representation.
- High-level represantation of the circuit.
- Describing registers and combinatorial logic.
- Schematical representation at high-level.
- Generating gates and their interconnections using synthesis tools.
- Schematical representation.
- Generate the layout (physical chip/circuit) by using placement/routing tools.
- Physical representation.






- * HDL tools are used for automatic translation.
- In each step we need to simulate and verify our design.
 - Behavioral Simulation
 - RTL Sim.
 - Post Synthesis Sim.
 - Post Imp Sim.




Verilog Code






RTL Description




Layout



Taken from Vivado, Xilinx Nexsys 4 DDR FPGA Chip Artix-7 XC7A100T-1CSG324C

Gate-Level Netlist





The most commonly used HDLs are Verilog HDL and VHDL.

For simulation and Verification: VHDL, System Verilog, Verilog, UVM

Intel Altera FPGAs: Quartus, Modelsim (old)

Xilinx FPGAs: Vitis-Vivado

For Asic Designs: Cadence Virtuoso

Xcelium (RTL Sim)
Genus (Synthesis)
Innovus (Place/Route)

Calibre (DRC Check), Quantus(Noise), Tempus(Temperature), Voltus(Power Integrity) and others.



Verilog is **NOT** a programming language.


In terms of hardware description, Verilog ONLY describes the behavior of digital circuits. Testbenches are antoher story.

Verilog code is inherently **concurrent** contrary to regular programming languages, which are sequential (C, C++, Python).

Verilog Basics - Lexical Conventions



- ☐ White space: Spaces, tabs, newlines...
- ☐ Comments: One-line and block comments, same as C,C++
- □ Operators
- Numbers
- □ Strings
- ☐ Identifiers
- ☐ Keywords
- ☐ System Tasks/Functions
- ☐ Compiler Directives
- ☐ Attributes







☐ In hardware modeling aspect Verilog HDL consists of four basic values:

Value	What it represents
0	Logic zero, or a false condition
1	Logic one, or a true condition
×	Unknown logic value
Z	High-impedance state






```
    \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \)
```

'o21 // This is a 32-bit octal number





- Negative numbers can be specified by putting a minus sign before the size for a constant number.
- Negative numbers are always specified as 2's complement form of the corresponding number.



- Verilog has two symbols for unknown and high impedance values. An unknown value is denoted by an X. A high impedance value is denoted by Z.
- If the most significant bit of a number is 0, x, or z, the number is automatically extended to fill the most significant bits, respectively, with 0, x, or z.

```
12'h13x // This is a 12-bit hex number; 4 least significant bits unknown 6'hx // This is a 6-bit unknown hex number

32'bz // This is a 32-bit high impedance number
```



- An underscore character "_" is allowed anywhere in a number except the first character.
- Underscore characters are allowed only to improve readability of numbers and are ignored by Verilog.

```
12'b1111 0000 1010 // Use of underline characters for readability
```

Verilog HDL



- ☐ Modules are the basic building blocks in Verilog
- ☐ Communicates with the outside world via its inputs and outputs (ports)
- ☐ A module has a unique name, a port list and a parameter list (more on this later)
- ☐ Two alternative module declarations:

Verilog-1995 style

Verilog-2001 style



- ☐ Inputs and outputs of a module are called PORTS of this module
- ☐ In Verilog, a port can have 3 possible directions:

Keyword	Behaviour
input	Input port
output	Output port
inout	Bidirectional port



☐ Example module declarations:

```
module mystery_box( I1, I2, O1);
    input I1,I2;
    output O1;

/*
    Functionality of the circuitry
    described by this module
    */
endmodule
```

Verilog-1995 style

```
module mystery_box(
    input I1,I2,
    output O1
);

/*
    Functionality of the circuitry
    described by this module
    */
endmodule
```

Verilog-2001 style



```
module mystery_box(
    input I1,
    input I2,
    output O1
);

/*
Functionality of the circuitry
    described by this module
*/
endmodule

mystery_box
```

☐ This current code represents an empty box with two single-bit inputs named I1, I2; and a single-bit output named O1

Verilog Basics - wire keyword




□ "wire" keyword represent physical nets in the design.
□ Like in real circuits, nets have values that are continuously driven on them
□ Ports are wires by default (originated from Verilog-1995)
□ Wires can be declared inside a module body.

Verilog Basics - wire keyword



- "wire" keyword represent physical nets in the design.
- Like in real circuits, nets have values that are continuously driven on them
- □ Ports are wires by default (originated from Verilog-1995)
- ☐ Wires can be declared inside a module body.



```
wire WO,W1,W2,W3;
```

Or...


```
wire WO;
wire W1;
wire W2;
wire W3;
```

Note that ports X,Y,Z are already treated as wires by default, so there's no need to re-identify those

Verilog Basics - wire keyword



- "wire" keyword represent physical nets in the design.
- Like in real circuits, nets have values that are continuously driven on them
- □ Ports are wires by default (originated from Verilog-1995)
- □Wires can be declared inside a module body.



Or...

wire [3:0] W;

Then these wires would be represented by

W[0],W[1],W[2],W[3]

Verilog Basics - assign keyword



- "assign" keyword is used to specify a driver for a wire
- □ Continuous assignments, always active.
- ☐ The assignment expression is evaluated as soon as the right-hand-side expression changes.
- ☐ Assign can be used inside a module body, but outside a procedural block (more on this later)

```
assign <net_name> = <expression>;
```


```
wire A1, A2;
wire B1, B2;

assign B1 = A1 & A2  // Assign bitwise and of A1 and A2 to B1
assign B2 = 1;  // Assign constant logic-1 to B2.
```

Verilog Basics - assign keyword



Let's add some new stuff to our mystery box...



☐ And operator represented an and gate...

```
module asdfasdfasd( input A, input B
             input C,
                 output D,
input [1:0] sel,output address 3
          );
assign D= &&~sel[0]&~sel[1]|b&~sel[0]&sel[1]|C&sel[0]&~sel[1]|D&sel[0]&sel[1];assign address_3=sel[1]&&sel[0];
                      module mux_2x4(
       endmodule
                          /* Multiplexer Data inputs */
                          input A,
                           input B,
                          input C,
                          input D,
                          /* Multiplexer Select Input */
                          input [1:0] sel,
                          /* Outputs */
                          output data out,
                                               // Set if address 3 is being selected
                          output isAddr3
                      );
                           assign data_out = ( A & ~sel[1] & ~sel[0] ) |
                                             ( B & ~sel[1] & sel[0] ) |
                                             ( C & sel[1] & ~sel[0] ) |
                                             ( D & sel[1] & sel[0] );
                           assign isAddr3 = sel[1] & sel[0];
```

endmodule

Modeling Concepts



- \Box In the scope of the course, we will see three types of circuit modeling approaches:
 - □ Dataflow modeling
 - □Structural modeling
 - ☐ Behavioural modeling
- □ All three of them provide different abstractions for forming circuit descirptions, and are usually used together in bigger designs.

Verilog HDL

Dataflow Modeling



- □ In dataflow modeling, connections between signals are expressed using Verilog operators,
- □What we see so far was a glimpse of this approach.
 - ☐ We have seen bitwise operators. Using them we described the circuits from gate level expressions.

~	Bitwise negation
&	Bitwise and
	Bitwise or
^	Bitwise exlcusive or

Verilog HDL





□ Also known as (?:) operator

```
assign <target_signal> = (<condition>) ? (<assigned_expression_if_true>) : (<assigned_expression_if_false>);
```

```
assign data out = (sel==1) ? (I1 ^ I2) : (~I1 & I2);
```

□ In terms of hardware, this corresponds to multiplexing

More Operators - Relational & Logical



Symbol	Meaning	# of Operands		
>	greater than	two		
<	less than	two	Relational These are usually	
>=	greater than or equal	two		ly used
<=	less than or equal	two	within condition	•
==	equality	two	statements	ı
!=	inequality	two	Results may not	Results may not always be boolean, but it will
===	case equality	two	be boolean, but	
!==	case inequality	two	be single-bit	
	logical negation	one	1	
&&	logical and	two	Logical	
	logical or	two		

More Operators - Examples



```
//suppose that: a = 3 and b = 0, then...
(a && b) //evaluates to zero
(b || a) //evaluates to one
(!a) //evaluates to 0
(!b) //evaluates to 1

//with unknowns: a = 2'b0x; b = 2'b10;
(a && b) // evaluates to x

//with expressions...
(a == 2) && (b == 3) //evaluates to 1 only if both comparisons are true
```

More Operators - Examples



```
//let a = 4, b = 3, and...
//x = 4'b1010, y = 4'b1101,
//z = 4'b1xxz, m = 4'b1xxz, n = 4'b1xxx
a == b //evaluates to logical 0
x != y //evaluates to logical 1
x == z //evaluates to x
z === m //evaluates to logical 1
z === n //evaluates to logical 0
m !== n //evaluates to logical 1
```

More Operators - Arithmetic & Shift



Symbol	Meaning	# of Operands	
*	multiply	two	
1	divide	two	
+	add	two	Arithmetic
Œ	subtract	two	
%	modulus	two	☐ They might be
**	power (exponent)	two	synthesisable or not, depending on the tool
>>	Right shift	Two	
<<	Left shift	Two	Shifts
>>>	Arithmetic right shift	Two	
<<<	Arithmetic left shift	Two	

Verilog HDL









```
//let a = 1'b1, b = 2'b00, c = 2'b10, d = 3'b110
y = {b, c} // y is then 4'b0010
y = {a, b, c, d, 3'b001} // y is then 11'b10010110001
y = {a, b[0], c[1]} // y is then 3'b101
```

Concatenation

Replication

Operator Type	Operator Symbol	Operation Performed	Number of Operands
	*	multiply	two
	/	divide	two
Arithmetic	+	add	two
rannette	-	subtract	two
	%	modulus	two
	**	power (exponent)	two
Logical	1	logical negation	one
	&&	logical and	two
,	II	logical or	two
	>	greater than	two
Relational	<	less than	two
Kelational	>=	greater than or equal	two
	<=	less than or equal	two
Equality		equality	two
	!=	inequality	two
	===	case equality	two
	!==	case inequality	two

100	<u> </u>		
	~	bitwise negation	one
	&	bitwise and	two
Bitwise	1	bitwise or	two
	۸	bitwise xor	two
	^~ or ~^	bitwise xnor	two
	&	reduction and	one
	~&	reduction nand	one
Reduction	1	reduction or	one
Reduction	~	reduction nor	one
	^	reduction xor	one
	^~ or ~^	reduction xnor	one
Shift	>>	Right shift	Two
	<<	Left shift	Two
	>>>	Arithmetic right shift	Two
	<<<	Arithmetic left shift	Two
Concatenation	{}	Concatenation	Any number
Replication	{{}}	Replication	Any number
Conditional	?:	Conditional	Three

Verilog Basics - reg keyword



"reg" keyword correspond to a variate	ole that can hold values between
assignments	
□ Because of this property, edge sensi	tive or level sensitive storage elements
can be modelled by regs	
regs are declared inside a module bo	ody, but outside of a procedural block
Does not neccessarily need to repressing logic can also be modelled with regs	
	Currently, we are interested in this
	interested in this

Regs are more commonly used in modelling of storage elements and sequential circuits. These will be covered in upcoming lectures...

Verilog Basics - Procedural Blocks



- ☐ Assignments to regs can only be done within procedural blocks
- □ Procedural blocks can be used within a module body
- □ First two types of procedural blocks are "initial" and "always" blocks
- □ Procedural block encapsulation can be specified with "begin" and "end" keywords, in a similar manner with C's curly braces { }.
- □If "begin" and "end" is not used, only the first upcoming statement is within that procedural block's scope.

```
module AND ( output reg Q, input A ,
input B );
initial
begin
<initialization>
end
always @( ..sensitivity list.. )
begin
<functionality>
end
endmodule
```



□ Initial block:
 □ Non-synthesisable procedural blocks
 □ In hardware modelling, it can be used to give initial values to regs, for simulation purposes only.
 □ Initial blocks are executed just once, starting at time 0.
 □ Mainly used in testbenches

```
module test(
    // ...
    reg r1,r2,r3;
    req r4 = 1; //Alternative way
    initial
    begin
        r1 = 0:
       r2 = 1;
        r3 = 0:
    end
    // ..... //
endmodule
```



- ☐ Always block:
 - ☐ Similar to initial, but the statements inside it are continuously evaluated, in looping fashion, unless a sensitivity list is used
 - @() statement represent a sensitivity list for an always block
 - ☐ The block is triggered once a change occurs in at least one of the expressions specified in sensitivity list
 - ☐ Assignments done within procedural blocks with "=" operator are evaluated sequentially (blocking assignment)

```
module test(
    // ...
    reg r1,r2,r3;
    initial
    begin
        r1 = 0;
        r2 = 1;
        r3 = 0:
    end
    always @(r1,r2)
    begin
        r3 = ~r1 \& r2:
    end
endmodule
```



- □What about this case?
- ☐ When modelling combinational logic, sensitivity list must be properly filled. Otherwise, latches will occur.
- (*) operator is later introduced to cope with this potential oversight.
 When modelling combinational logic, it auto-detects which signals could trigger the block.

Important: If there are multiple procedural blocks inside a module, they will be evaluated concurrently.

```
module test(
    // ...
);
    reg r1,r2,r3;
    initial
    begin
        r1 = 0:
        r2 = 1:
        r3 = 0:
    end
    always @(*)
    begin
        r3 = ~r1 \& r2:
    end
endmodule
```



Combinational circuits with procedural blocks



Returning back to our mystery box...

```
module mystery_box(
   input I1,
   input I2,
   output reg O1
);

initial I1=0;
   initial I2=0;

always @(I1,I2)
   O1 = I1 & I2;

// Functionally same as before!

endmodule
II


O1

mystery_box
```

□ We modeled the same circuit, but in a different way



☐ How would you express the circuit below using procedural assignments only?



Behavioural Modeling



- □Why bother modelling combinational circuits like this?
 - □What we've seen so far was dataflow modeling...
 - Using procedural blocks allows the usage of procedural statements (or behavioral statements), this approach is called behavioural modelling.

These are:


- If-else-else if blocks
- Case statement
- Loops (not all are sytnhesizable)
 (more on these in upcoming lectures...)

Combinational circuits with procedural blocks



□ A small example for behavioural modelling...

```
module mystery box(
    input I1,
    input I2,
    output reg 01
);
    initial I1=0;
    initial I2=0;
    always @(*)
    begin
        if(I1==1 && I2==1)
            01 = 1;
        else
            01 = 0;
    end
    // Functionally same as before!
endmodule
```




☐ Again, we modeled the same circuit in a different way

Structural Modeling



- Modules are instantiated as submodules inside a top level design...
- □ Design Hierarchy
- □ Divide & Conquer
- □ Describe different blocks as separate modules
- ☐ More readable, modular, neat looking designs
- □ Easier to debug/track errors







- \Box Instantiation means creating an instance of a module within another module \Box A module can be formed from various lower-level modules connected together
- □ Created submodules are called instances



- □Instantiation means creating an instance of a module within another module
- □ A module can be formed from various lower-level modules connected together







FA fa2(A[2], B[2], c2, c3, S[2]); FA fa3(A[3], B[3], c3, cout, S[3]); • Full adder

 Full adder is an another module and must be defined in the same project.

endmodule



```
module adder( input [3:0] A, B,
                                                                 FA fall
             output cout,
             output [3:0] S );
wire c0 = 0;
                                                                      .a(A[0]),
wire c1, c2, c3;
                                                                      .b(B[0]),
FA fa0(A[0], B[0], c0, c1, S[0]);
                                                                      .c in(c0),
                                               Same
FA fal( A[1], B[1], c1, c2, S[1] );
                                                                      .c out(c1),
FA fa2( A[2], B[2], c2, c3, S[2] );
                                                                      .sum(S[0])
FA fa3( A[3], B[3], c3, cout, S[3]);
endmodule
```

Instantiation by ordered list

Instantiation by mapping


- □ Verilog has two ways of instantiating a module
- □ In ordered list style, as the name implies, port order matters. In mapping style, it does not.



□If we use mapping style instantiation, the same adder code would look like this:



- □ Another concept of structural modeling is the language-defined primitives
- □ Verilog provides logic gates as primitives





```
wire OUT, IN1, IN2;
// basic gate instantiations.
and al(OUT, IN1, IN2);
nand na1 (OUT, IN1, IN2);
or or1 (OUT, IN1, IN2);
nor nor1 (OUT, IN1, IN2);
xor x1(OUT, IN1, IN2);
xnor nx1(OUT, IN1, IN2);
// More than two inputs: 3 input nand gate
nand nal 3inp(OUT, IN1, IN2, IN3);
// gate instantiation without instance name
and (OUT, IN1, IN2);
```

- □ Instance name is optional for primitives
- ☐ More than two inputs can be specified for these gates



- □ Vendor specific or technology specific primitives may also be available
- ☐ For example, Xilinx library contains LUT primitives that can be instantiated directly

```
LUT2
#(.INIT (4'h9))
01

(
.IO(I1),
.I1(I2),
.O(0)
);
```

A Xilinx 2-input LUT primitive instantiation

The part shown with #() is called module parameter list (more on that later)



□ Summary for designing purely combinational circuits with Verilog

Our arsenal:

□ Dataflow modeling:

- ❖ Continuous assignment
- *Operators
- Procedural blocks (initial, always) with blocking assignments

□Structural modeling:

- Module instances (submodules)
- Primitives

□<u>Behavioral modeling:</u>

- Procedural blocks (initial, always) with blocking assignments
- Procedural statements (if,else,case...)



String:

A string is a sequence of characters that are enclosed by double quotes.

Integer:

• An integer is a 32-bits signed number. Registers store values as unsigned quantities, whereas integers store values as signed quantities.

```
integer counter; // general purpose variable used as a counter.
initial
   counter = -1; // A negative one is stored in the counter
```



Real:

- They can be specified in decimal notation (e.g., 3.14) or in scientific notation (e.g., 3e6, which is 3×10^6).
- When a real value is assigned to an integer, the real number is rounded off to the nearest integer.




Arrays and Vectors:

- Wires or reg data types can be declared as vectors (multiple bit widths).
- If bit width is not specified, the default is a scalar (1-bit).



- Multi-dimensional arrays can also be declared with any number of dimensions.
- Do NOT confuse arrays with vectors!
- A vector is a single element that is n-bits wide. On the other hand, arrays are multiple elements that are 1-bit or n-bits wide.
- Ports can not be declared as arrays.








References



- ➤ Verilog HDL: A Guide to Digital Design and Synthesis, Second Edition, Samir Palnitkar
- FPGA Prototyping by Verilog Examples: Xilinx Spartan-3 Version, Pong P.Chu
- ➤ Digital Design and Verilog HDL Fundamentals, Joseph Cavanagh







Thank You!