


ISTANBUL TECHNICAL UNIVERSITY Digital System Design & Applications FPGAs and Digital Design Flow

RES. ASST. FIRAT KULA

Contents

- History of Programmable Logic
 - Good old days...
 - PLDs (1956 ->)
 - FPGAs (1985 ->)
- FPGA
 - Areas of Usage
 - Pros & Cons
 - FPGA Inner Structure
 - Programming In FPGA
 - LUT Based Logic Realization
 - Interconnections
- FPGA Design Flow
 - Design Entry
 - Synthesis
 - Implementation
 - Final Steps/Configuration

Good old days...



- □Discrete Logic based on gates or small packages containing small logic building blocks (1-bit adders at most)
- □De Morgan's Theorem: Theoretically we can build anything with just 2-input NAND or NOR gates
- ☐ Tedious, expensive, slow, prone to wiring errors...






• Building an 8-bit breadboard computer: https://www.youtube.com/watch?v=HyznrdDSSGM&list=PLowKtXNTBypGqImE405J2565dvjafglHU


Programmable Logic Devices(PLD)


- Simple Programmable Logic Devices (SPLD)
 - ** PAL (Programmable Array Logic), PLA (Programmable Logic Array)
- Complex PLD's (CPLD)
 - ** Multiple SPLD type of blocks with interconnect
- Field Programmable Gate Array (FPGA)



• Ref: M. Clive, The Design Warrior's Guide to FPGA's, Elsevier, 2004


CPLD (1983)






• Ref: S Brown and J. Rose, Architecture of FPGAs and CPLDs – A Tutorial, Department of Electrical and Computer Engineering, University of Toronto


FPGA (1985)



• Ref: Z. Navabi, Digital Design and Impelentation with Field Programmable Devices, Springer, 2004








Areas of Usage

- □ Digital signal processing, communications, aerospace, cryptography, machine learning...
- ☐ Hardware acceleration (Parallel computing)
- ■Design prototyping
- ☐ Can be substitute to ASIC when a design needs to be quickly produced in small quantities.

Pros & Cons


- + Faster designing process
- + Cheaper for small quantity productions
- + Reconfigurable
- Performance-wise, it is not as good as ASIC
 (Application Specific Integrated Circuits).
- —Not suitable for mass marketing, since the high cost of the single FPGA makes it impractical compared to the much cheaper mass producing costs of ASIC

Different Digital Design Approaches




- Manufacturing cycle for ASIC is very costly, lengthy and engages lots of manpower. Mistakes not detected at design time have large impact on development time and cost
- FPGAs are perfect for rapid prototyping of digital circuits, and as hardware accelerators

Inside of an FPGA?




Programming in FPGA

- Mostly SRAM's (Very suitable with the CMOS process the FPGA's are made from).
- Volatile (Needs to be reprogrammed after power-down)
- Used in LUT elements, interconnection switches ...




Ref: I. Kuon, A. Tessier, J Rose, FPGA Architecture: Survey and Challenges, Foundations and Trends in Electronic Automation Vol. 2, 2008

Look-up Table (LUT) Based Logic




 Ref: B. Pasca, Customizing Floating-Point Operators for Linear Algebra Acceleration on FPGAs, Universite de Lyon, 2008

Look-up Table (LUT) Based Logic





• Ref: M. Clive, The Design Warrior's Guide to FPGA's, Elsevier, 2004

Interconnections




Interconnections






Interconnection switches are also programmed with SRAM cells

FPGA Design Flow




FPGA Design Flow - Design Entry

- Plan and budget: Selecting an FPGA chip/board that is suitable to the application on hand (Number of logic blocks, special blocks, power consumption, peripherals...)
- Code your design: Express the design using Hardware Description Languages (HDL) *Ex: VHDL, Verilog*
- **Elaboration:** The HDL code is converted to an RTL representation
- Simulate this RTL representation to ensure that it works as expected!




FPGA Design Flow



FPGA Design Flow - Synthesis


- Synthesizing means converting the HDL coded/RTL formatted design to a netlist consisting generic FPGA cell elements
- Synthesizing requires tools that use logic synthesis algorithms (High Level Synthesis HLS), and they usually need vendor-specific standard cell libraries.
 - Some frequently used FPGA synthesis tools: XST, Synplify, Precision, FPGA Compiler
- A synthesised design must be simulated as well, in order to be sure that it shows the desired functionality (Post Synthesis Functional/Timing Simulation).

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
entity half adder is
 port (
   i bit1 : in std logic;
   i bit2 : in std_logic;
    o sum : out std logic;
    o carry : out std_logic
    );
end half adder;
architecture rtl of half adder is
begin
 o_sum <= i_bit1 xor i_bit2;
 o carry <= i bit1 and i bit2;
end rtl;
```




RTL based netlist schematic

Hardware Description Language (HDL) code



Technology schematic

FPGA Design Flow




FPGA Design Flow - Implementation


Translate: Merge all netlist files and express in terms of FPGA primitives and set it ready to be mapped


Map: Choose which device specific primitives will be used in place of translated design blocks


Place & Route: Place the design on the target device and make interconnections





We need to use vendor specific implementation tools and device libraries.













FPGA Design Flow




FPGA Design Flow - Final Steps

- Timing Closure: Obtain timing information of the design, timing reports, setup/hold violations, clock frequency adjustments...
- Post Implementation Simulations: Simulating the placed&routed design; effects such as actual FPGA cell internal delays, interconnection delays, timing violations will be considered there



FPGA Design Flow - Final Steps

• Generate Bit File: Creates a large bitstream for each programmable location on FPGA, determines what value they will have. Completed connections will produce the described physical circuitry.



Configuration

- Once a design is implemented, you must create a file that the FPGA can understand
 - This file is called a bitstream: a BIT file (.bit file extension)
- The BIT file can be downloaded...
 - ...Directly into the FPGA
 - Use a download cable such as Platform USB
 - ...To external memory device such as a Xilinx Platform Flash PROM
 - Must first be converted into a PROM file