

ENGINEER INGTHE BUTURE

Very Large Scale Integration II - VLSI II

Verilog HDL

Berna Örs Yalçın

ITU VLSI Laboratories
Istanbul Technical University




Introduction


- Hardware Description Languages (HDLs) are used to describe digital logic circuits without being tied to a specific electronic technology.
- HDLs uses Register-transfer level (RTL) abstraction model.
 - Register-transfer level (RTL) means the flow of digital signals (data) between hardware registers and logical operators.
 - RTL is a high-level representation of a digital circuit.
 - RTL does not consider the physical hardware (real hardware).
- The details of gates and their interconnections (Gate-Level Netlist) are extracted by logic synthesis tools (like Vivado or Genus) from the RTL description.

■ 5867 F37 D1

ENGINEERING THE BUTURE



- Coding HDL, C C++ or MATLAB.
- Describing the behavior of the circuit
- Textual represantation.
- High-level representation of the circuit.
- Describing registers and combinatorial logic.
- Schematical representation at high-level
- Generating gates and their interconnections using synthesis tools.
- Schematical representation
- Generate the layout (physical chip/circuit) by using automatic tools.
- Physical representation




- HDL tools are used for automatic translation.
- In each step we need to simulate and verify our design.



Verilog Code


```
module and2( output z, input x, input
y);
    assign z = x&y;
endmodule
```

RTL Description






Layout





Gate-Level Netlist



Taken from Vivado, Xilinx Nexsys 4 DDR FPGA Chip



HDLs

- The most commonly used HDLs are Verilog HDL and VHDL.
 - VHDL is used more common in FPGA Designs.
 - Verilog is used more common in ASIC Designs.
- For simulation and Verification:
 - VHDL
 - SystemVerilog
 - Verilog



Design Tools

- Intel Altera FPGAs: Modelsim
- Xilinx FPGAs: Vivado
- For ASIC Designs: Cadence Virtuoso
 - XCelium
 - Genus
 - Innovus



Key Points

- Verilog is **not** a programming language.
- Verilog describes the behavior of digital circuits.
- Verilog code is inherently <u>concurrent</u> contrary to regular programming languages, which are sequential (C, C++, Python).

Concurrency

- Due to the physical limitations of the transistors size, the semiconductor and microprocessor technologies is not developing fast compared to the past decades.
- Therefore, there is an increasing focus on **parallelization** and **concurrency** for the real time systems including communications, radar systems, video processing, avionic systems etc.
- Concurrency means performing multiple operations at the same time.

Concurrency

- Concurrency means lower latency.
- There are several options to deal with the latency:
 - Multi Thread Computing
 - FPGAs
 - ASICs
 - SoCs
 - Heterogeneous hardware (containing co-processors, FPGAs apart from the microprocessors and peripherals in a board)



Basics of VERILOG

ENGINEERING THE EUTURE

Value Set

Verilog supports four different values.

Value Level	Condition in Hardware Circuits
0	Logic zero, false condition
1	Logic one, true condition
X	Unknown logic value
Z	High impedance, floating state

Modules & Ports

- A module is the basic building block in Verilog and it implements a certain logic behavior.
- A Verilog module has a name and a port list.
- Ports provide the interface by which a module can communicate with other modules.


Verilog Keyword	Type of Port
input	Input port
output	Output port
inout	Bidirectional port

```
// Syntax:
module module_name ( <port_list> );
.
<logic behavior>
.
endmodule
```

Continuous Assignments

- It is used to drive a value onto a wire.
- Continuous assignments are always <u>active</u>.
- The assignment expression is evaluated as soon as the right-hand-side operands changes!

```
// Continuous assign. out is a net. i1 and i2 are nets.
assign out = i1 & i2;
```



ANSI C Style PORT Declaration:


```
module AND(Q, A, B);


output Q;
input A, B;

assign Q = A & B;
endmodule
```

Wires/Nets

- Nets represent connections between hardware elements. Just as in real circuits, nets have values continuously driven on them.
- Ports are wires by default.






Both codes are same!

Registers

- Registers represent data storage elements. Registers retain value until another value is placed onto them.
- Registers are mostly used to describe the sequential circuits in Verilog.
- Do not confuse the term registers in Verilog with hardware registers in real circuits.
- The term register merely means a variable that can hold a value.



<functionality>

•

endmodule

continous assignment cannot be used for the output Q.
Because Q is not a wire!

To assign a value to register Q, you need to use procedural assignment.



Structured Procedures

- Verilog is a concurrent language unlike the C programming language.
- In other words, Verilog run in parallel rather than in sequence.

```
// Runs in sequence
int main()
{
    bool A, B, Q, Qbar;

    Q = A %% B;
    Qbar = !(A %% B);

return 0;
}
```



Structured Procedures

- Using always and initial statement, <u>sequential</u> blocks can be created.
- The statements inside an always or initial block is executed sequentially!
- Multiple behavioral statements must be grouped, typically using the keywords begin and end (similar to {} in C).

```
module AND( output reg Q, input A , input B );
initial
begin
<initialization>
end
always @( ...signal list.. )
begin
<functionality>
end
endmodule
```

Initial Block

- An initial block executes exactly once.
- The initial blocks are typically used for initialization.
- Inizialized values are not synthesizable by logic tools!


```
module AND ( output reg Q,
             input A ,
             input B );
initial
   Q = 0; // single statement no need
          // for begin and end
always @( ...signal list.. )
begin
<functionality>
end
endmodule
```

*

ENGINEERING THE BUTURE

Always Block

- An always block executes the statements continuously in a looping fashion.
- The @ symbol is used to specify an event control.
 Statements can be executed when the signal value is changed.



ENGINEERING THE EUTURE

Behavioral Statements

- All behavioral statements should be inside an initial or always block.
- Behavioral statements are:
 - Blocking and Nonblocking assignments
 - If-Else conditional statements
 - Case statement
 - For, While loops
- If there are multiple initial or always blocks, each block starts to execute concurrently!



If – Else Statement

```
//Type 1 conditional statement. No else statement.
if (<expression>)
    true statement ;
//Type 2 conditional statement. One else statement
if (<expression>)
    true statement ;
else
    false statement;
//Type 3 conditional statement. Nested if-else-if.
if (<expression1>)
    true statement1;
else if (<expression2>)
    true statement2;
else if (<expression3>)
    true statement3 ;
else
    default statement;
```

Case Statement

 You must combine multiple assignments using begin - end keywords.



ENGINEERINGTHE BUTURE

For Loop

```
for ( <initialization> ; <condition> ; <step_assignment> )
begin
    .
    statements
    .
end
```

While Loop

```
while ( <condition> )
begin
    .
    statements
    .
end
```

ENGINEERINGTHE EUTURE

Initialization

Variables (registers, integers etc.) can be initialized when they are declared.

*

@* Operator

 Two special symbols: @* and @(*) are sensitive to a change on any signal inside the block.




ENGINEERINGTHE BUTURE

Modeling & Instantiation



Modules

- The module is the basic unit of a <u>hierarchy</u> in Verilog.
- It can be a single element or a **collection** of lower level modules.



Top Module

Lower level modules inside the Top Module


Instantiation

 Creating objects from a module is called instantiation, and the objects are called instances.

```
module <upper_module_name> (<module_terminals>)
.
.
<module_name> <instance_name> (<terminals>)
.
.
<module_internals>
.
.
endmodule
```

Instantiation

- The order of the statements (incuding instantiations) are not important.
- Remember that the code is not executed in sequence!



Vectors (data type)


```
wire c0 = 0;
wire c1, c2, c3;
FA fa0(A[0], B[0], c0, c1, S[0]);
FA fa1(A[1], B[1], c1, c2, S[1]);
FA fa2(A[2], B[2], c2, c3, S[2]);
FA fa3(A[3], B[3], c3, cout, S[3]);
```


Instantiations


• Full adder is an another module and must be defined in the **same project**.

endmodule










Lower Module

Top Module



Port Connection Rules




- <u>Inputs:</u> internally must always be of type net, externally the inputs can be connected to a variable of type reg or net.
- Outputs: internally can be of type net or reg, externally the outputs must be connected to a variable of type net.
- Inouts: internally or externally must always be type net, can only be connected to a variable net type



```
module adder tb;
reg [3:0] A, B; // external inputs
wire [3:0] SUM; // external output
wire COUT;  // external output
// instance of adder
adder AD ( A, B, COUT, SUM );
initial
    $monitor($time, "A=%d B=%d|
COUT=%d SUM=%d ",A,B,COUT,SUM);
initial
begin
   A=0; B=0;
   #10 A=4'b0001; B=4'b1001;
    #10 A=4'b0101; B=4'b1011;
    #10 A=4'b0101; B=4'b1101;
    #10 $finish;
end
```



ENGINEERINGTHE BUTURE





Connecting by Ordered List



Connecting by Port's Name

```
module adder( input [3:0] A, B,
              output cout,
              output [3:0] S );
wire c0 = 0;
wire c1, c2, c3;
FA fa0( .c out(c1), .sum(S[0]), .a(A[0]), .b(B[0]), .c in(c0) );
FA fal( .c out(c2), .sum(S[1]), .a(A[1]), .b(B[1]), .c in(c1));
FA fa2( .c out(c3), .sum(S[2]), .a(A[2]), .b(B[2]), .c in(c2));
FA fa3( .c_out(cout), .sum(S[3]), .a(A[3]), .b(B[3]), .c in(c3) );
endmodule
module FA ( input a, b, c in,
           output c out, sum );
```

Modeling Concepts

- There are three different modelling concepts:
 - Structural Modelling
 - Dataflow Modelling
 - Behavioral Modelling




Structural Modelling

- The structural modelling is the lowest level of abstraction obtained using logic gates.
- It can be considered as a textual representation of logic circuit diagrams.
- Primitive gates are useful for structural modelling.



ENGINEERINGTHE BUTURE


Primitives





and




or












```
wire OUT, IN1, IN2;
// basic gate instantiations.
and al(OUT, IN1, IN2);
nand na1(OUT, IN1, IN2);
or or1 (OUT, IN1, IN2);
nor nor1(OUT, IN1, IN2);
xor x1(OUT, IN1, IN2);
xnor nx1(OUT, IN1, IN2);
// More than two inputs: 3 input nand gate
nand na1 3inp(OUT, IN1, IN2, IN3);
// gate instantiation without instance name
and (OUT, IN1, IN2);
```

- Instance name does not need to be specified for primitives.
- More than two <u>inputs</u> can be specified for these gates.





```
// basic gate instantiations.
buf b1(OUT1, IN);
not n1(OUT1, IN);


// More than one outputs
buf b1_2out(OUT1, OUT2, IN);

// gate instantiation without instance name
not (OUT1, IN);
```

 More than two <u>outputs</u> can be specified for these gates.

5887 IS70 D.L

4-bit MULTIPLEXER



Structural Design

```
module mux4 ( out, i0, i1, i2, i3, s1,
s0);
output out;
input i0, i1, i2, i3;
input s0, s1;
wire s1n, s0n;
wire y0, y1, y2, y3;
not ( s1n, s1 );
not ( s0n, s0 );
and (y0, i0, s1n, s0n);
and (y1, i1, s1n, s0);
and (y2, i2, s1, s0n);
and (y3, i3, s1, s0);
or (out, y0, y1, y2, y3);
endmodule
```




Dataflow Modelling

- Dataflow modeling style is mainly used to describe combinational circuits.
- The basic mechanism is the continuous assignment (keyword assign).
- Reduction operators are used to implement the combinational circuits.

	&	reduction and	
	~&	reduction nand	
	I	reduction or	
Reduction	~	reduction nor	
	^	reduction xor	
	^~ or ~^	reduction xnor	

4-bit MULTIPLEXER



Dataflow Design

```
module mux4_to_1( out, i0, i1, i2, i3, s1, s0 );
output out;
input i0, i1, i2, i3;
input s1, s0;
assign out = s1 ? ( s0 ? i3 : i2 ) : ( s0 ? i1 : i0 );
endmodule
```


Behavioral Modelling

- Behavioral modeling is used to describe complex circuits.
- It is primarily used to model sequential circuits, but can also be used to model pure combinatorial circuits.
- The mechanisms (statements) for modeling the behavior of a design are:
 - initial statements
 - always statements
- A module may contain an arbitrary number of initial or always statements



ENGINEERINGTHE BUTURE

4-bit MULTIPLEXER



Behavioral Design


```
module mux4 ( out, i0, i1, i2, i3, s1, s0 );
output out;
input i0, i1, i2, i3;
input s0, s1;
req out;
always @( s1, s0, i0, i1, i2, i3 )
case ( {s1, s0} )
    2'd0 : out = i0;
    2'd1 : out = i1;
    2'd2 : out = i2;
    2'd3 : out = i3;
    default : $display("Invalid control signals");
endcase
endmodule
```



Data Types & Numbers



Number Representations



ENGINEERINGTHE BUTURE

Sized Numbers

```
<size> '<base format> <number>
```

- <size> is written only in decimal and specifies the number of bits in the number.
- Base formats are decimal ('d or 'D), hexadecimal ('h or 'H), binary ('b or 'B) and octal ('o or 'O).

```
4'b1111 // This is a 4-bit binary number

12'habc // This is a 12-bit hexadecimal number

16'd255 // This is a 16-bit decimal number.
```

Unsized Numbers

- Numbers that are written without a <size> specification have a default number of bits that is simulator- and machine-specific (must be at least 32).
- Numbers that are specified without a <base format> specification are decimal numbers by default.

```
23456 // This is a 32-bit decimal number by default 'hc3 // This is a 32-bit hexadecimal number 'o21 // This is a 32-bit octal number
```

ENGINEER INGTHE BUTURE

Negative Numbers

- Negative numbers can be specified by putting a minus sign before the size for a constant number.
- Size constants are always positive. They are always 2's complement of corresponding number.

-6'd3 // 8-bit negative number stored as 2's complement of 3

X and Z Values

- Verilog has two symbols for unknown and high impedance values. An unknown value is denoted by an X. A high impedance value is denoted by Z.
- If the most significant bit of a number is 0, x, or z, the number is automatically extended to fill the most significant bits, respectively, with 0, x, or z.

```
12'h13x  // This is a 12-bit hex number; 4 least significant bits unknown
6'hx  // This is a 6-bit unknown hex number
32'bz  // This is a 32-bit high impedance number
```

Underscore Character

- An underscore character "_" is allowed anywhere in a number except the first character.
- Underscore characters are allowed only to improve readability of numbers and are ignored by Verilog.

12'b1111 0000 1010 // Use of underline characters for readability




Strings

A string is a sequence of characters that are enclosed by double quotes.

Blank spaces (\b), tabs (\t) and newlines (\n) are whitespace characters.

Operators

Operator Type	Operator Symbol	Operation Performed	Number of Operands		~	bitwise negation	one
Arithmetic	*	multiply	two	Bitwise	&	bitwise and	two
	/	divide	two			bitwise or	two
	+	add	two		^	bitwise xor	two
	-	subtract	two		^~ or ~^	bitwise xnor	two
	%	modulus	two		&	reduction and	one
	**	power (exponent)	two		~&	reduction nand	one
Logical	!	logical negation	one	Reduction		reduction or	one
	&&	logical and	two		- ~	reduction nor	one
	II	logical or	two		^	1	
Relational	>	greater than	two			reduction xor	one
	<	less than	two two		^~ or ~^	reduction xnor	one
					>>	Right shift	Two
	>=	greater than or equal			<<	Left shift	Two
	<=	less than or equal	two	Shift			
Equality	==	equality	two		>>>	Arithmetic right shift	Two
	!=	inequality	two		<<<	Arithmetic left shift	Two
				Concatenation	{}	Concatenation	Any number
	===	case equality	two	Replication	{ { } }	Replication	Any number
	!==	case inequality	two	Conditional	?:	Conditional	Three



Concatenation Operator

Concatenation operator appends multiple operands.



Replication Operator

Repetitive concatenation of the same number.

```
// A = 1'b1; B = 2'b00; C = 2'b10; D = 3'b110;
Y = { 4{A} } // Result Y is 4'b1111
Y = { 4{A} , 2{B} } // Result Y is 8'b11110000
Y = { 4{A} , 2{B} , C } // Result Y is 8'b1111000010
```



ENGINEERINGTHE BUTURE

Conditional Operator

It is the same as in the C language.

```
//model functionality of a 2-to-1 mux
assign out = control ? in1 : in0;
```


DATA TYPES

- Wires (Nets)
- Registers
 - Integers
 - Real Numbers
- Vectors
- Arrays
- Strings

Integers

- An integer is a general purpose data type used for manipulating quantities.
- Registers declared as data type store values as unsigned quantities, whereas integers store values as signed quantities.

```
integer counter; // general purpose variable used as a counter.
initial
   counter = -1; // A negative one is stored in the counter
```



Real Numbers (Floating Point)

- They can be specified in decimal notation (e.g., 3.14) or in scientific notation (e.g., 3e6, which is 3 x 10⁶).
- When a real value is assigned to an integer, the real number is rounded off to the nearest integer.

```
// real
real delta; // Define a real variable called delta
initial
begin
    delta = 4e10; // delta is assigned in scientific
                  // notation
    delta = 2.13; // delta is assigned a value 2.13
end
integer i; // Define an integer i
initial
    i = delta; // i gets the value 2 (rounded value
of 2.13)
end
```

ENGINEERING THE BUTURE

Vectors

- Wires or reg data types can be declared as vectors (multiple bit widths).
- If bit width is not specified, the default is a scalar (1-bit).

Arrays

- Multi-dimensional arrays can also be declared with any number of dimensions.
- Don't confuse arrays with vectors!
- A vector is a single element that is n-bits wide. On the other hand, arrays are multiple elements that are 1-bit or n-bits wide.





Blocking & Nonblocking Assignments



Blocking Assignment

 Blocking assignment statements are executed in the order they are specified in a sequential block.



Non-Blocking Assignment

- Nonblocking assignments allow <u>scheduling</u> of assignments without blocking execution of the statements that follow in a sequential block.
- In nonblocking assignments read and write operations are separated.
- Nonblocking assignments is used for concurrent data transfers in a sequential block.
- A " <= " operator is used to specify nonblocking assignments.



```
reg x, y, z;
initial
begin
   x = 0; v = 0; z = 0;
   // x = 1 is scheduled to execute after 15 units: at time = 15
   #15 x <= 1;
   // y = 1 is scheduled after 10 time units: at time = 10
   #10 y <= 1;
   // z = 1 is scheduled without any delay: at time = 0
    z \leq 1;
end
```



Nonblocking Assignments:

```
always @( posedge clock )
begin
    // Read the data a and b, after that
    // write them to A and B
    A <= a;
    B <= b;
end</pre>
```

• Implementing Nonblocking Assignments using Blocking Assignments:

```
always @( posedge clock )
begin

// Read Operation

temp_a = a;

temp_b = b;

// Write Operation

A = temp_a;


B = temp_b;
end
```



Blocking

```
module block(Q1, Q2, D, clk);
  output reg Q1,Q2;
  input D, clk;


always@(posedge clk)
  begin
        Q1 = D;
        Q2 = Q1;
  end
endmodule
```



Non-Blocking

```
module non_block(Q1, Q2, D, clk);
  output reg Q1,Q2;
  input D, clk;

always@(posedge clk)
  begin
     Q1 <= D;
     Q2 <= Q1;
  end
endmodule</pre>
```





Parameters & Generate Blocks

Parameters

- Verilog allows <u>constants</u> to be defined in a module by the keyword <u>parameter</u>.
- Parameters cannot be used as variables. They are constants.
- Parameters values can be changed at module instantiation.



ENGINEERINGTHE BUTURE

Declarations

ANSI C Style Declaration



Overriding

Parameter values can be overridden when a module is instantiated.

```
module top;
// Parameter value assignment by ordered list
hello_world #(1) w1;

//Parameter value assignment by name
hello_world #(.id_num(2)) w2;
endmodule
```



Generate Loop

```
module adder( input [3:0] A, B,
              output cout,
              output [3:0] S );
wire c0 = 0;
wire c1, c2, c3;
FA fa0( .c out(c1), .sum(S[0]), .a(A[0]),
.b(B[0]), .c in(c0));
FA fal(.c out(c2), .sum(S[1]), .a(A[1]),
.b(B[1]), .c in(c1));
FA fa2(.c out(c3), .sum(S[2]), .a(A[2]),
.b(B[2]), .c in(c2));
FA fa3( .c out(cout), .sum(S[3]), .a(A[3]),
.b(B[3]), .c in(c3));
endmodule
```


```
module adder Nbit #(parameter N = 4)(input [N-1:0]
A,B,output cout,output [N-1:0] S);
wire [N:0] c;
assign c[0] = 0;
assign cout = c[N];
genvar i;
generate
for (i=0; i<N; i=i+1)</pre>
   begin : FA loop
         FA fai(.c out(c[i+1]), .sum(S[i]),.a(A[i]),
.b(B[i]), .c in(c[i]));
   end
endgenerate
endmodule
```





ENGINEERINGTHE EUTURE

Generate Loop



79

INNOVATION • QUALITY • RELIABILITY

www.vlsi.itu.edu.tr 3.03.2024




Generate Conditional

A generate conditional is used for conditionally instantiation.

```
module adder_Nbit_Conditional #(parameter N = 4)(input [N-1:0] A,B,output
cout,output [N-1:0] S);

wire [N:0] c;
  assign c[0] = 0;
  assign cout = c[N];
  genvar i;
  generate
    if(N==4)
        CLA adder_cla(.c_out(cout), .sum(S), .a(A), .b(B), .c_in(c_in));
    else
        for(i=0; i<N; i=i+1)
            FA fai(.c_out(c[i+1]), .sum(S[i]), .a(A[i]), .b(B[i]), .c_in(c[i]));
  endgenerate
endmodule</pre>
```



www.vlsi.itu.edu.tr 3.03.2024




Generate Case

```
module adder( co, sum, a0, a1, ci );
parameter N = 4;
output co; output [N-1:0] sum;
input [N-1:0] a0, a1; input ci;
// Instantiate the appropriate adder based on the width of the bus.
// This is based on parameter N that can be redefined at
// instantiation time.
generate
    case(N)
        1: adder 1bit adder1 (c0, sum, a0, a1, ci);
        2: adder 2bit adder2 (c0, sum, a0, a1, ci);
        default: adder cla #(N) adder3(c0, sum, a0, a1, ci);
    endcase
endgenerate
endmodule
```



Finite State Machine





Finite State Machine

```
module FSM(input clk,rst,x,output reg z);
  parameter Initial=0, One_Came=1, One_Zero_Came=2, One_Zero_One_Came=3;
  reg [1:0] state;
  always@(posedge clk)
     if(rst==1)
        state = Initial:
     else
        case(state)
          Initial: if(x==1) state = One Came; else state = Initial;
          One_Came : if(x==1) state = One_Came; else state = One_Zero_Came;
          One_Zero_Came : if(x==1) state = One_Zero_One_Came; else state = Initial;
          One Zero One Came: if(x==1) state = One Came: else state = Initial:
          default : state = Initial;
       endcase
  always@(state,x)
                                                                                                                            S=default I1
                                                                                                                                                     S=default I1
     case(state)
                                                                                                                                      RTL_MUX
                                                                                                                                                             RTL_MUX
        One_Zero_One_Came : if(x==1) z = 0; else z = 1;
        default : z = 0:
                                                                                                                                      state_reg[1:0]
     endcase
                                                                                                     S=2'b00
endmodule
                                                                                                     S=2'b11 I3
                                                                                                   V=B"10". S=default | 11[1:0]
                                                                                                   S=2'b10 [2[1:0]
                                                                                                                                  RTL REG SYNC
                                                                                        RTL MUX
                                                                                                              RTL_MUX
          84
```

www.vlsi.itu.edu.tr 3.03.2024



Simulation & System Tasks

Simulation

- When using Verilog to design digital circuits, testbench codes are also created to simulate the design code and ensure that it functions as expected.
- A testbench is simply a Verilog module. But it is different from the design modules.
- A testbench is not implemented as a circuit, it is just used for the simulation of a design code. Therefore, design modules must be synthesizable, whereas a testbench module need not be synthesizable.



Simulation

- In testbenches, delay units are necessary to test possible inputs.
- The # character followed by a number are used to model delays.
- Time unit is determined by 'timescale command.
- There are also some useful inbuilt tasks and functions to use in a testbench (e.g. \$display, \$monitor, \$finish).

5887 IS70 DJ

A O Q

Design Code

Testbench Code

```
`timescale 1ns / 1ps // Timescale of the simulation
                    // 1 time unit= 1ns
module AND tb(); // Testbench module
wire Q;
reg A,B;
and2 A1(Q, A, B); // Intantiate top Module of the design
initial
begin
   // monitor and show the values of A,B,Q in the console
    monitor("A=\%bB=\%b|O=\%b",A,B,Q);
   A = 0; B = 0; // initial values of A,B
   \#10 A = 0; B = 1; // change the values A,B after 10 time unit
   \#10 A = 1; B = 0; // change the values A,B after 10 time unit
   \#10 A = 1; B = 1; // change the values A,B after 10 time unit
    #10 $finish; // finish the simulation after 10 time unit
end
endmodule
```

```
# run 1000ns
A=0 B=0 | Q = 0
A=0 B=1 | Q = 0
A=1 B=0 | Q = 0
A=1 B=1 | Q = 1
```


Output in the console

UALITY • RELIABILITY



Simulation

 Using a simulation tool which allows for waveforms to be viewed directly is very useful to verify your design.





Simulation


- For sequential circuits, the clock signals are essential for its functioning.
 Hence, a virtual clock is necessary in the testbench to simulate the sequential circuits.
- posedge and negedge keywords are used to refer rising edge and falling edge of the corresponding signal respectively.

```
// Virtual Clock:
always
#10 CLK = ~CLK;
```





Design Code



```
module dff( clk, rst, d, q, qbar );
input clk,rst,d;
output reg q, qbar;
// "posedge: rising edge", "negedge: falling edge"
// of the corresponding signal
always@(posedge clk)
begin
    if(rst == 1)
    begin
        q <= 0;
        gbar <= 1;
    end
    else
    begin
        q <= d;
        gbar <= ~d;
    end
end
endmodule
```



Testbench Code


```
`timescale 1ns / 1ps
module dff tb();
reg CLK = 0;
reg D,RST;
wire Q,QBAR;
dff DFF(.clk(CLK), .rst(RST), .d(D), .q(Q), .qbar(QBAR));
always // Virtual Clock:
    #10 CLK = \simCLK;
initial
begin
    $monitor("simetime = %q, CLK = %b, RST = %b, D = %b, Q
=%b, QBAR =%b", $time, CLK, RST, D, Q, QBAR);
    D=0; RST = 1;
    #20 RST = 0;
    #20 D = 0;
    #20 D = 1;
    #40 $finish;
end
endmodule
```

Output in the console

```
simetime = 0, CLK = 0, RST =1, D = 0, Q =x, QBAR =x
simetime = 10, CLK = 1, RST =1, D = 0, Q =0, QBAR =1
simetime = 20, CLK = 0, RST =0, D = 0, Q =0, QBAR =1
simetime = 30, CLK = 1, RST =0, D = 0, Q =0, QBAR =1
simetime = 40, CLK = 0, RST =0, D = 0, Q =0, QBAR =1
simetime = 50, CLK = 1, RST =0, D = 0, Q =0, QBAR =1
simetime = 50, CLK = 1, RST =0, D = 0, Q =0, QBAR =1
simetime = 60, CLK = 0, RST =0, D = 1, Q =0, QBAR =1
simetime = 70, CLK = 1, RST =0, D = 1, Q =1, QBAR =0
simetime = 80, CLK = 0, RST =0, D = 1, Q =1, QBAR =0
simetime = 90, CLK = 1, RST =0, D = 1, Q =1, QBAR =0
```



Waveform





Timing Control / Delays

- Delay values control the time between the change in a right-hand-side operand and when the new value is assigned to the left-hand side.
- Delays are not synthesizable! Timing control is used for simulations and verification.
- Timing control can be made for both continuous assignments and procedural assignments.



Delays

• For continuous assignments, timing control can be made by:

```
// Any change in values of in1 or in2 will result in a delay of 10 time units
assign #10 out = in1 & in2;

// An equivalent method
wire #10 out = in1 & in2;

//same as
wire out;
assign #10 out = in1 & in2;
```



Delays

For procedural assignments timing control can be made by:



Display

- \$display is used for displaying values, strings or expressions. Like printf in C.
- Syntax:

```
$display(p1, p2, p3,..., pn);
```

Format	Display	
%d or %D	Display variable in decimal	
%b or %B	Display variable in binary	
%s or %S	Display string	
%h or %H	Display variable in hex	

%c or %C	Display ASCII character	
%m or %M	Display hierarchical name (no argument required)	
%v or %V	Display strength	
%o or %O	Display variable in octal	
%t or %T	Display in current time format	
%e or %E	Display real number in scientific format (e.g., 3e10)	
%f or %F	Display real number in decimal format (e.g., 2.13)	
%g or %G	Display real number in scientific or decimal, whichever is shorter	



ENGINEERINGTHE BUTURE

```
//Display the string in quotes
$display("Hello Verilog World");
-- Hello Verilog World
//Display value of current simulation time 230
$display($time);
-- 230
//Display value of 41-bit virtual address 1fe0000001c at time 200
reg [0:40] virtual addr;
$display("At time %d virtual address is %h", $time, virtual addr);
-- At time 200 virtual address is 1fe0000001c
//Display value of port id 5 in binary
reg [4:0] port id;
$display("ID of the port is %b", port id);
-- ID of the port is 00101
```



Hierarchical Name of Instances

Verilog allows the displaying values of lower level instances.

```
module Z;
reg [1:0] c=2;
Y y1(); //instance
endmodule
module Y;
req b=1;
X \times 1(); //instance
endmodule
module X;
reg a=0;
endmodule
```

```
module tb;

Z z1();

initial
begin
$display("value of a in instance x1 is %d", z1.y1.x1.a);
$display("value of b in instance y1 is %d", z1.y1.b);
$display("value of c in instance z1 is %d", z1.c);
end
endmodule
```



ENGINEERINGTHE BUTURE

Monitor

\$monitor <u>continuously</u> monitors the values of the variables or signals whereas \$display displays the values exactly <u>once</u>.

```
//Monitor time and value of the signals clock and
reset
module tb();
wire CNT;
reg CLK = 0; reg RST = 1;
counter C1 ( CNT, CLK, RST );
initial
   $monitor($time, " Value of signals clock = %b
reset = %b", CLK,RST);
always #5 CLK = ~CLK;
initial #10 RST = ~RST;
endmodule
```

```
Log:
-- 0 Value of signals CLK = 0 RST = 1
-- 5 Value of signals CLK = 1 RST = 1
-- 10 Value of signals CLK = 0 RST = 0
```



ENGINEERINGTHE BUTURE

Stop and Finish

- \$stop suspends the simulation.
- \$finish terminates the simulation.

```
// Stop at time 100 in the simulation and examine the results
// Finish the simulation at time 1000.
initial
begin
clock = 0;
reset = 1;
#100 $stop; // This will suspend the simulation at time = 100
#900 $finish; // This will terminate the simulation at time = 1000
end
```

101



Timescales

- Verilog simulation depends on how time is defined because the simulator needs to know what a #1.
- Syntax:

```
`timescale <reference time unit> / <time precision>
```

• The time precision specifies how delay values are rounded off. Delays in the circuit are rounded according to the precision value.

102





ENGINEERINGTHE BUTURE

Timescales

• Example:

- 'timescale 1ns/1ps
- 'timescale 10us/100ns
- 'timescale 10ns/1ns

Character	Unit
S	seconds
ms	milliseconds
us	microseconds
ns	nanoseconds
ps	picoseconds
fs	femtoseconds



Time & Realtime

- \$time and \$realtime system functions return the current time of the simulation.
- \$time round offs the time to nearby integer whereas \$realtime does not. So \$realtime uses real valued delays and \$time integer valued delays.



```
'timescale 1ns/1ns
                                                Loq:
module tb:
reg val;
                                                T=1 at time #1
                                                T=1 at time #0.49
initial
                                                T=2 at time \#0.50
begin
                                                T=3 at time \#0.51
val = 0;
#1 $display("T=%t at time #1", $realtime);
val = 1;
#0.49 $display("T=%t at time #0.49", $realtime); // rounded to the Ons (precision)
val = 0;
#0.5 $display("T=%t at time #0.50", $realtime); // rounded to the 1ns (precision)
val = 1;
#0.51 $display("T=%t at time #0.51", $realtime); // rounded to the 1ns (precision)
#5 $finish;
end
endmodule
```



```
'timescale (10ns/1ns)
                                                Loq:
module tb:
reg val;
                                                T=10 at time #1
                                                T=15 at time #0.49
initial
                                                T=20 at time #0.50
begin
                                                T=25 at time \#0.51
val = 0;
#1 $display("T=%t at time #1", $realtime);
val = 1;
#0.49 $display("T=%t at time #0.49", $realtime); // rounded to the 5ns (precision)
val = 0;
#0.5 $display("T=%t at time #0.50", $realtime);
val = 1;
#0.51 $display("T=%t at time #0.51", $realtime); // rounded to the 5ns (precision)
#5 $finish:
end
endmodule
```



Directives & Functions

*

Define Directive - Macros

The `define directive is used to define text macros.

```
// Define a size
'define WORD SIZE 32
// Define a data type
'define WORD REG reg [31:0]
// Define a function
'define add(A,B) A+B
// define an alias for a system task.
// $stop will be substituted with 'S
'define S $stop;
```



Define Directive

*

ENGINEERINGTHE BUTURE

Define Directive

• Multiline macros:



Conditional Compilation

 A particular portion of a testbench code can be compiled by using compiler directives:

```
- `ifdef, 'ifndef,
- `else, `elsif, `endif
```

 Conditional compilation can be useful to conditionally output the debug messages on the terminal or an output file.



ENGINEERINGTHE BUTURE

Conditional Compilation

```
initial
begin
    'ifndef MACRO1
        $\display("This is for MACRO1");
    'elseif MACRO2
        $\display("This is MACRO2");
        'endif
end
endmodule
```

Conditional Compilation-Instantiation

```
module top;
bus master b1(); //instantiate module unconditionally
// b2 is instantiated conditionally if text macro ADD B2 is defined
'ifdef ADD B2
   bus master b2();
// b3 is instantiated conditionally if text macro ADD B3 is defined
'elsif ADD B3
   bus master b3();
//b4 is instantiate by default
'else
   bus master b4();
'endif
endmodule
```

Functions

- There can be repetitive pieces of code exist inside a design. In such cases, functions can be used in order to reduce the amount of code.
- Functions in Verilog are very similar to functions in C.

```
// Function Definition
function calc_parity;

input [31:0] address;
begin
    //internal register calc_parity.
    calc_parity = ^address; // return
end
endfunction
```

```
// ANSI C Style:
function calc_parity (input [31:0] address);

begin
    //internal register calc_parity.
    calc_parity = ^address;
end

endfunction
```

Functions

- At least one input argument must be defined for a function.
- There are no output arguments for functions because the implicit register function_identifer contains the output value.
- We can define an optional range or type specifies the width of the internal register.
 The default bit width is 1.

```
// ANSI C Style:
function calc_parity (input [31:0] address);
begin
    //internal register calc_parity.
    calc_parity = ^address;
end
endfunction
```

```
module Parity_check;

reg [31:0] addr;
reg parity;

always @(addr)
Begin
    // function call, 1 bit output
    parity = calc_parity(addr);

and
```



Automatic (Recursive) Functions

- If a function is called concurrently from two locations, the results are nondeterministic because both calls operate on the same variable space!
- The keyword automatic can be used to declare a recursive (automatic) function where all function declarations are allocated dynamically for each recursive calls.
- Each call to an automatic function operates in an independent variable space.



ENGINEERINGTHE BUTURE

Automatic (Recursive) Functions

```
function automatic integer factorial; // output is integer type


input [31:0] oper;
integer i;

begin
    if ( oper >= 2 )
        // recursive call
        factorial = factorial( oper - 1 ) * oper;
    else
        factorial = 1;
end
endfunction
```



Reference

- For further information, the following textbook is a good option:
 - Verilog HDL: A Guide to Digital Design and Synthesis, Second Edition, Samir Palnitkar



- Useful online resources about Verilog:
 - https://www.chipverify.com
 - ➤ https://reference.digilentinc.com/start
 - https://www.xilinx.com/support/university.html





Thank you for listening!