



* Mapping names in the source program to Memory Management: address of data objects in sun time memory is done by the front end of a compiler and the code generators

* A name in a three address statement refers to a symbol-table entry for the name

* The type in a decloration determines the width i.e. the amount of storage needed for the declared name

* From the symbol table information, a relative addiess can be determined for the name in a data area of the procedure

* Static allocation and stack allocation are used to convert the intermediate representation into addresses in the target code

Instruction Selection:

* The factors of instruction selection are,

a) uniformity

B) completeness

machine idioms

d) instruction speeds.

- + If we do not come about the efficiency of the target program instruction selection is
- for each type of three address statement, we can design a code sheleton for generating the target code.
- * Every three address statement of the form x = y+z can be translated into the code sequence

MOV Y RO
ADD Z RO
MOV RO X.

* Onfortunately this kind of statement-bystatement code generation often produces poor code.

* For eg) the sequence of statement

a = b+c d = a+e would be translated into

MOV B RO
ADD C RO
MOV RO a
MOV a RO
ADD E RO
MOV RO d



* Here the foruth statement is redundant

* The quality of the generated code is determined by its size and speed.

* If the target machine has an "Increment."

Instruction (INC) then the three address

statements a = a+1 may be implemented

by the single instruction

rather than by a sequence of instructions

MOV A RO ADD #1 RO MOV RO A

Register Allocation:

* Instructions involving register operands are usually shorter and faster than those involving operands in memory.

* Therefore efficient utilization of register is important in generating good code.

* The use of register is divided into two sub programs.

Daming register allocation

-> set of variables that will reside
in register one selected.

2) During register assignment LaThe specific register that a variable will reside in is picked. * Certain machine require register pairs for some operands and results. * For eg) Integer multiplication and division involve register pairs * The multiplication instruction of the form. MUL X, Y where x -> multiplicand is the even register of an odd/even register pair. y → the multiplier is a single register -> The product occupies the entire evenlodd register pair.

* The division instruction of the form -> 64 bit divident occupies an oddleven register pair, whose even register is 2. -> After division even register holds the remainder and odd register holds the quotient.



Choice of Evaluation order: * The order in which computations are performe can affect the efficiency of the tought program

17 *

30 Ħ

Picking a best order is NP-complete

problem.

by the intermediate code generator. order in which they have been produced code for the three address statements in the We shall avoid the problem by generating the

TARGET MACHINE: * The tauget computer for producing he tauget registers Ro, R,,...Rn_, It has two addust code is a byte addressable machine with instructions of the form four bytes to a word and n-general purpsy

upul

indi

Sito

Jess Jess

inde

Sqv

9 source destination

Exa

in which

op - is an opcode.

+ It has the following opcodes, source and destination - are data fields

sus c subtract source from destination) 100 & Add source to Mor (more some to destination) destination)

1	* The	2 sow	rce	and	0	lesti n	ation	of	an	ins	truction	1
l	au	e sp.	ecifi	ed	by	con	bining	,	regista	218	and	
	m	emory	loc	cation	us	with	addre	us n	nodes			

* The address modes together with their assembly language forms and associated costs are as follows:

MODE	FORM	ADDRESS ADDED COST
absolute	M	M
register	R	R
Indexed	c(R)	c+ content (R)
Indirect Register	¥ R	contents (R) 0
indirect indexed	* c(R)	contents (c+content cr) 1
literal	#C	constant c 1

Example!

MOV RO, M

→ Stores the contents of register Ro into memory location M.

MOV +(RO) M

→ stores the value 4+ contents (RO) into memory location M

0

Instruction Cost:

added west in the table for address modes * The cost of an instruction to be one plus The cost associated with the source and destination address modes. Cindicated as above).

Example:

* The statement a = b+c can be implemented by many different instruction sequences.

cost = 6 4. MOV b, RO C, RO MDV RO, CL ADD

9 = 4807 2. MOV 6, a ADD CION

addiences of a, b, and c respectively Assuming Ro, RI, and R2 contain the

3. MOV * RI * KO

2001 = 2 ADD *R2 *RO Assuming R1 and R2 contain the values of b and c respectively, and that the value of is not needed ofter the auxignment

ADD RZ RI MOV RI a