

1b) DAG AND THREE ADDRESS CODE: - mk load (num, num. Val).

Three address code:

It should have atmost one operation in addition with the assignment operation.

Temporary names can be used for storing the intermediate results.

It may have fewer than three operands.



Eg :-

prod = 0

i = 1

while (i <= 20)

{

prod = prod + a[i] \* b[i]

i = i + 1

}

Three address code :-

t<sub>1</sub> := 4 \* i

t<sub>2</sub> := a[t<sub>1</sub>]

t<sub>3</sub> := 4 \* i

t<sub>4</sub> := b[t<sub>3</sub>]

t<sub>5</sub> := t<sub>2</sub> \* t<sub>4</sub>

t<sub>6</sub> := prod + t<sub>5</sub>

prod := t<sub>6</sub>

t<sub>7</sub> := i + 1

i := t<sub>7</sub>

if i <= 20 goto (1)

DAG (Directed Acyclic Graph):

A DAG for an expression identifies the common subexpressions in the expression.



## Algorithm:-

Input : A basic block

Output : DAG for basic block

Containing the foll. information

- 1) A label for each node. for leaves, the label is an identifier. For interior nodes, an operator symbol.
- 2) For each node a list of attached identifiers to hold the computed values.

Case (i)  $x := y \text{ op } z$

Case (ii)  $x := \text{op } y$

Case (iii)  $x := y$ .


## DAG for the code :

a)



Statement (1)


b)



Statement (2)




(c)




Statement (3)

(d)



Statement (4)


(e)




Statement (1)




(f)



(g)



(h)





# 1. Issues in the Design of Code Generator

- \* Input to code generator
- \* Target program
- \* Memory management
- \* Instruction selection
- \* Register Allocation
- \* Evaluation order.

## 1) Input to code Generator:-

- \* The input to the code generator consists of the intermediate representation of the source program produced by the Front end.
- \* There are several forms of intermediate representation.
- \* Linear representation such as postfix notation
- \* Three address statements such as quadruples, triples and indirect triples
- \* Virtual machine representation such as stack machine code.
- \* Graphical representation such as syntax trees and DAGs



## ii) Target program:-

- \* The output of the code generator is the target program.
- \* The target program may take on a variety of forms.
  - \* Absolute machine language.
  - \* Relocatable machine language.
  - \* Assembly language.
- \* Producing an absolute machine language program as output has the advantage that it can be placed in a fixed location in memory and immediately executed.
- \* Producing a relocatable machine language program as output allows subprograms to be compiled separately.
- \* Producing an assembly language program as output makes the process of code generation easier.

## iii) Memory management:-

- \* Mapping names in source program to address of data objects in runtime memory is done by the front end of



a compiler and the code generators.

- \* A name in a three-address statement refers to a symbol-table entity for the name.

- \* static allocation and stack allocation are used to convert the intermediate representation into addresses in the target code.

iv) Instruction selection:

- \* The factors of instruction selection are

- \* uniformity

- \* completeness

- \* machine idioms

- \* instruction speeds.

- \* Every three address statement of the form  $x = y + z$  can be translated into the code sequence.

    Mov y R0

    ADD Z R0

    Mov R0 x.

- \* Unfortunately, this code generation often produces poor code.



1 would be translated into

MOV b R0  
ADD c R0  
MOV R0 a  
MOV a R0  
ADD c R0  
MOV R0 d

Fig 2 : INC a

can be written better than

MOV d R0  
ADD #1 R0  
MOV R0 a

### V) Register Allocation

- \* Instructions involving register operands are faster and faster than those involving operands in memory.
- \* Therefore efficient utilization of register is important in generating good code.
- \* The use of register is divided into



\* During register allocation

→ Set of variables that will reside in register are selected

\* During register assignment

→ The specific register that a variable will reside in is picked.

\* The multiplication instruction is of the form.

MUL  $x, y$ .

Where  $x \rightarrow$  multiplicand is the even register of an odd/even register pair

$y \rightarrow$  multiplier is a single register

\* The division instruction is of the form

DIV  $x, y$ .

- 64 bit dividend occupies an odd/even register pair, whose even register is  $x$ ,  $y$  is a divisor.

- After division even register holds the remainder and odd register holds the quotient.



\* The target computer for producing the target code is a byte addressable machine with four bytes to a word and  $n$ -general purpose registers

$R_0, R_1, \dots, R_{N-1}$

It has two address instructions of the form.

OP source destination

the address modes together with their assembly language forms and associated costs are as follows.

| Mode             | Form     | Address                                   | Added Cost |
|------------------|----------|---|------------|
| Absolute         | $M$      | $M$                                       | 1          |
| Register         | $R$      | $R$                                       | 0          |
| Indexed          | $C(R) +$ | $C + \text{Contents}(R)$                  | 1          |
| Indirect reg     | $*R$     | $\text{Contents}(R)$                      | 0          |
| Indirect indexed | $*C(R)$  | $\text{Contents}(C + \text{Contents}(R))$ | 1          |
| Literal          | $\#C$    | $C$                                       | 1          |



Instruction Cost:

Instruction = 1 + Cost associated.

Cost with source and destination

Ex:

$$\text{MOV } b \text{ } R_0 : \text{Cost} = 1 + 1 + 0 = 2$$

$$\text{ADD } c \text{ } R_0 : \text{Cost} = 1 + 1 + 0 = 2$$

$$\text{MOV } R_0 \text{ } a : \text{Cost} = 1 + 0 + 1 = 2$$

$$\boxed{\text{Cost} = 6}$$