





SRAM

bistable memory cells and resistant to noises







* Read is Destructive operation since Partially charge/discharge




Binary Decoder
(3 to 8)

3 Not Gate
& And Gate




mostly used to convert Parallel transmission to Serial and vice versa.




DRAM cell

Super cell

I don't understand it though I guess it is just referring to multiple "banks" in a single DRAM chip!



* It should be 8 Banks I couldn't make it though



Bank of DRAM chips make a module

Single

SIMM (72 Pins)

Inline memory module

Dual

DIMM (168 Pins)

	SRAM	DRAM
transistor bit	6	1
relative access time	X	100X
relative cost	10X	X
application	cache memory	main / video memory

Read cycle:

Bus Interface

CPU

I/O bridge

main memory Controller

I/O bridge

P56

Lec 9 Fall

Write cycle: