32-bit and There are 10 registers 16-bit 6 (P49) data registers (4 32-6:+)

General Purpose Pointer registers (2 32-6:+)

Index registers (2 32-6:+) Control registers - (2 32-bit) Segment registers → (6 16-15:+) data registers used for arithmetic, logical and other operations (P50) EAX ΑX ßχ EBX CX ECX DX EDX DH we can access them in 32-bit EAX, EBX, ECX, EDX Or, 16-bit Ax, Bx, Cx, Ox or, 8-bit AH, AL, 13H, BL, CH, CL, 12H, 12L . AX (Accumulator): mostly used to store results of arithmetic operations but also used in I/O as we saw in lectures. . 13x (Base): mostly used to store memory address (along SI, DI, 1312), also can store offset (of type memory) for 195. (slides) ·Cx(counter): Store 100p counters. · Dx (Data) in division, it store the remainder, also we can store starting memory address of a string by LEA. Pointers and Index registers 6-bit 16-bit

57

681

701 they could be used as 16-bit or 32-bit. they also can be used as general purpose registers. ·SI, DI: they play special role in string processing instructions (1250) . SP, BP: they mainly used to maintain stack (\$\rightarrow\$50) Control registers | flag EIP ID · Instruction Pointer: it points to the next instruction to be execute ( IP for 16-bit addresses and EIP for 32-bit addresses) (P51) . flag registers: EFLAGS has 6 status flag -> showing information of the most recent arithmetic/logical operation. 1 control flag - useful for string operations 1D system flag -> they control the operation of processor. (P 51-52) Segment Registers 16-bit + they used for memory organization, each program can have access up to 6 segments and each rigester points to corresponding segment · CS, code segment, where Program instructions are. . DS, Data segment, Points to the data part of the program. . SS, Stack segment, Points to Stack segment ES, FS, GS are used for extended (additional) segments if needed. The execution cycle: Fetch + Decode + Execut fetch: 1, Put memory address on address bus and activate "memory read signal" 2, Access time (the time it takes for memory to read data) 3, memory put data on data bus The processor which was waiting to get the data, now can read the instruction. \*In Practice, instructions are not fetched from memory . but they mostly use cache! Decode: Identifying the instruction. machine-language instructions follow a Particular instruction-encoding schema. Execute. ALU (Arithmetic and Logic Unit) is responsible for arithmetic and ragical operations. There is also a Control circuitry, which is responsible for timing control and to instruct the internal hardware components to Perform a specific operation. The system clock: it provides a way to synchronize the operations of the system. I clock cycle measured in Hz ₩It doesn't mean theat each instruction will be done at 1 clock. e.g. an instruction could be done in 5 clock cycle and doing so with 1 GHz CPU will result in, each clock is  $\frac{1}{1GH_{z}} = \frac{1}{10H_{z}} = 1 \text{ ns}$ 1.5 = 5 ns takes for that instruction to be completed.

Q2

Q2

Q1

$$110100$$
 $101000$ 
 $= (88)_{3}$ 

b

 $-1111010$ 
 $= (0001010)_{2}$ 
 $= (10)_{3}$ 
 $= (10)_{3}$ 
 $= (10)_{3}$ 
 $= (11111)_{2}$ 
 $= (00000)_{2}$ 
 $= (0)_{3}$ 
 $= (0)_{4}$ 
 $= (00000)_{2}$ 
 $= (1111)_{2} = (31)_{3}$ 
 $= (11110000)_{2}$ 
 $= (1111)_{2} = (31)_{3}$ 
 $= (1111000)_{2} = (56)_{4}$ 
 $= (1111000)_{2} = (56)_{4}$ 
 $= (1111000)_{2} = (56)_{4}$ 
 $= (11110000)_{2} = (56)_{4}$ 

$$\begin{cases}
80 \\ 4 = -128 + (32 + 16) \\
= (10 11 0000)_{2}
\end{cases}$$

$$(42) = 32 + 8 + 2$$

$$= (0010 1010)_{2}
\end{cases}$$

$$(1011 0000 \\
+ 0010 1010
\end{cases}$$

$$(1101 1010)_{2}
\end{cases}$$

$$(-97) = -128 + (16 + 8 + 4 + 1) \\
= (1001 1100)_{2}
\end{cases}$$

$$(-1110 1100)_{2}
\end{cases}$$

$$(-20) = -128 + (64 + 32 + 8 + 4) \\
= (1110 1100)_{2}
\end{cases}$$

$$(-1110 1100)_{3}
\end{cases}$$

$$(-1001 1100)_{4}
\end{cases}$$

$$(-1001 1100)_{5}
\end{cases}$$

$$(-1001 1100)_{7}
\end{cases}$$

$$(-1000 0100)_{7}
\end{cases}$$

therefore

normalized form

$$2^{k} - 1 = 2^{7} - 1 = 63$$

$$60$$
,  $E = 11 + 63 = (74)_d$ 

$$M = (1 + frac)_{d}$$

$$M = 1.f_{n-1} \cdots f_{o}$$

$$M = 1 + 1.2^{-3} = 1.125$$