

## 4-bit Display FullAdder

```
23 module Adder(A,B,D,L);
24   input  [3:0] A,B;
25   output reg [0:6]D;
26   output reg L;
27
28   wire [4:0] S;
29   wire n0,n1,n2;
30
31   CarrySum (A[0],B[0],0,S[0],n0), (A[1],B[1],n0,S[1],n1), (A[2],B[2],n1,S[2],n2), (A[3],B[3],n2,S[3],S[4]);
32
33   //Overhead:
34   always@(S[4])
35   begin
36     if(S[4]) L = 1'b1;
37     else L = 0'b0;
38   end
39
40
41
42   //Display:
43   always@(S)
44   begin
45
46     case (S)
47       0: D = 7'b000_0001;
48       1: D = 7'b100_1111;
49       2: D = 7'b001_0010;
50       3: D = 7'b000_0110;
51       4: D = 7'b100_1100;
52       5: D = 7'b010_0100;
53       6: D = 7'b010_0000;
54       7: D = 7'b000_1111;
55       8: D = 7'b000_0000;
56       9: D = 7'b000_0100;
57       10: D = 7'b000_1000;
58       11: D = 7'b110_0000;
59       12: D = 7'b011_0001;
60       13: D = 7'b100_0010;
61       14: D = 7'b011_0000;
62       15: D = 7'b011_1000;
63       default: D = 7'b111_1111;
64     endcase
65   end
66 endmodule
67
68
69
70
71 module CarrySum(A, B, Cin, Y, Cout);
72   // SUM = (A XOR B) XOR Cin = (A (+) B) (+) Cin
73   // CARRY-OUT = A AND B OR Cin(A XOR B) = A * B + Cin(A (+) B)
74
75   input A,B,Cin;
76   wire n0,n1,n2,n3;
77   output Y,Cout;
78
79   //SUM:
80   xor (n0, A, B), (Y, n0, Cin);
81
82   //CARRY:
83   and (n3,A,B);
84   xor (n1,A,B);
85   and (n2,Cin,n1);
86   or my_or(Cout,n3,n2);
87
88 endmodule
```