4-bit Display FullAdder

```
23 🖨 module Adder(A,B,D,L);
24 input [3:0] A,B;
25 output reg [0:6]D;
26 | output reg L;
27
28 wire [4:0] S;
29 | wire n0, n1, n2;
30
31 ¦
     \texttt{CarrySum} \ (\texttt{A[0]}, \texttt{B[0]}, \texttt{0}, \texttt{S[0]}, \texttt{n0}) \,, \ (\texttt{A[1]}, \texttt{B[1]}, \texttt{n0}, \texttt{S[1]}, \texttt{n1}) \,, \ (\texttt{A[2]}, \texttt{B[2]}, \texttt{n1}, \texttt{S[2]}, \texttt{n2}) \,, \ (\texttt{A[3]}, \texttt{B[3]}, \texttt{n2}, \texttt{S[3]}, \texttt{S[4]}) \,;
35 🖢 begin
36 👨
          if(S[4]) L = 1'b1;
37 \stackrel{\frown}{\bigcirc} else L = 0'b0;
38 🖒 end
39
40
41
42 //Display:
43 🖨 always@(S)
44 🛱 begin
45
46 🖯 case(S)
47
       0: D = 7'b000_0001;
48
          1: D = 7'b100_11111;
        2: D = 7'b001_0010;
49 !
          3: D = 7'b000_0110;
50 :
         4: D = 7'b100_1100;
52
          5: D = 7'b010 0100;
          6: D = 7'b010_0000;
53
54 ¦
          7: D = 7'b000_11111;
55
          8: D = 7'b000_0000;
          9: D = 7'b000 0100;
56
57 ¦
        10: D = 7'b000_1000;
58
          11: D = 7'b110_{0000};
          12: D = 7'b011_0001;
59
         13: D = 7'b100_0010;
14: D = 7'b011_0000;
60 ¦
61
         15: D = 7'b011 1000;
62
         default: D = 7'b111_1111;
63 i
64 🖨
          endcase
65 🖒 end
66 🖨 endmodule
67
71 \bigcirc module CarrySum(A, B, Cin, Y, Cout);
72 | // SUM = (A XOR B) XOR Cin = (A (+) B) (+) Cin
73 \frac{1}{2} // CARRY-OUT = A AND B OR Cin(A XOR B) = A * B + Cin(A (+) B)
74
75 | input A,B,Cin;
76 | wire n0, n1, n2, n3;
77 output Y, Cout;
78
79 ¦
80 | xor (n0, A, B), (Y, n0, Cin);
81
82 | //CARRY:
83 | and (n3,A,B);
84 | xor (n1,A,B);
     xor (n1,A,B);
85 and (n2,Cin,n1);
86 | or my_or(Cout, n3, n2);
87
88 🖒 endmodule
```