

**DETECTOR TECHNOLOGY PROJECT  
INTERNATIONAL REVIEW  
COMMITTEE 2013**

**DECEMBER 10-11, 2013**

**Part I**

**SOI**

**KEK**

**Detector Technology Project Office**

# SOI PROJECT

v.4 Dec. 6, 2013, Yasuo ARAI (KEK)

## Contents:

1. Introduction .....	3
2. SOI Pixel Process .....	4
2.1 Wafer Process.....	4
2.2 Back Gate Effect & BPW.....	5
2.3 Sensor Layers.....	6
2.4 High Resistive Wafer .....	7
2.5 Leakage current.....	9
2.6 Multi Project Wafer Run.....	10
2.7 Stitching .....	11
3. Detector Developments .....	12
3.1 SEABAS Readout Board.....	12
3.2 Integration Type Pixel Detector (INTPIX) .....	13
3.3 X-ray Detector for Astrophysics (XRPIX) .....	15
3.4 XFEL Detector (SOPHIAS) .....	17
3.5 Vertex Detector (PIXOR) .....	18
3.6 Low Temperature Applications.....	19
3.7 Other Detector R&Ds .....	21
4. Advanced R&Ds.....	23
4.1 Double SOI .....	23
4.2 3D Vertical Integration .....	26
5. Data Base .....	29
5.1 Development History .....	29
5.2 Collaboration Members .....	29
5.3 Master Thesis.....	32
5.4 Publications.....	33
5.5 External Fundings .....	37
5.6 Patents.....	37
6. References.....	37


## 1. INTRODUCTION

The Silicon-On-Insulator (SOI) pixel R&D [i] is targeting to develop monolithic pixel detectors for future high-energy physics experiments, X-ray experiments, and other applications. It integrates both radiation sensors and LSI circuits in one chip, and achieve high-resolution and intelligent detectors.

Fig. 1 shows the schematic view of the SOI pixel detector (SOIPIX). The SOI wafer is composed of a thick, high-resistivity substrate (sensor part) and a thin low-resistivity Si layer (CMOS circuitry) sandwiching a buried oxide (BOX) layer. After removing the top Si and the BOX layer in the region of the sensing node contacts, p or n dopant is implanted to the substrate. Then contact vias and metal connections from the p-n junction to the transistors are created. The main advantages of the SOI detectors are;

- There is no mechanical bump bonding, so obstacles, which will cause multiple scattering, are eliminated and smaller pixel size is possible.
- Parasitic capacitances of sensing nodes are very small ( $\sim 10\text{fF}$ ), so large conversion gain and low noise operation are possible.
- Full CMOS circuitry can be implemented in the pixel.
- The cross section of single event effects caused by radiation is very small. A latch-up mechanism, which destroys conventional bulk CMOS LSI, is absent.
- Unlike conventional CMOS process, there is no leakage path to bulk. Thus SOI transistors are shown to work over a very large temperature range from 4K to 600K.
- The technology is based on industry standards, and one of most promising technology for future LSIs. Thus further progress and lower cost are foreseeable.
- Emerging vertical (3D) integration techniques are a natural extension of the SOI technology, so a much higher integration density is possible.

We have started this R&D in 2005 by collaborating with Lapis Semiconductor Co. Ltd (see 5.1 Development History). Our process is developed based on their  $0.2\text{ }\mu\text{m}$  CMOS fully-depleted (FD-) SOI process [ii].



## 2. SOI PIXEL PROCESS

### 2.1 WAFER PROCESS

Main specifications of the process are summarized in Table 1. We have been trying several kinds of high-resistivity wafers (CZ and FZ) for both n- and p-type wafers (see 2.4 High Resistive Wafer). To reduce development cost, we called academic sectors to join our MPW runs (see 2.6 Multi Project Wafer Run). The process has 5 layers of metal and can be implement MIM capacitor located on 3rd metal (Fig. 2) [iii].

Table 1. SOI pixel process specifications.

Process	0.2µm Low-Leakage Fully-Depleted SOI CMOS, 1 Poly, 5 Metal layers, MIM capacitor (1.5 fF/um <sup>2</sup> ), DMOS option. Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer	Diameter: 200 mm $\phi$ , Top Si: CZ, ~18 Ω-cm, p-type, ~40 nm thick Buried Oxide: 200 nm thick Handle wafer: 720 µm thick. CZ(n) ~ 700 Ω-cm, FZ(n) ~ 7kΩ-cm, FZ(p) ~ 25 kΩ-cm, etc.
Backside	Thinned to 100 ~ 500 µm by mechanical grind, and chemical etching. Then adequate impurity is implant, laser Annealed, and Al is plated (200 nm).
Transistors	Normal and low threshold transistors are available for both core and IO transistors. Three types of structures (body-floating, source-tie and body-tie) are available.
Optional process	Buried p-well formation Vertical integration with µ-bumps.




Fig. 2. Upper structure of the SOI process.

## 2.2 BACK GATE EFFECT & BPW

One of the major difficulties to build a radiation sensor in SOI wafer is the back gate effect. Since the sensor and the transistors are located very near ( $\sim 200$  nm), transistors become ON when high voltage is applied to the sensor (Fig. 4-a). To shield the electric field of the transistors from the sensor voltage, we developed Buried Well (BW) process. We implant p(n)-type dopant without removing the top Si layer to create a buried p(n)-well region (BPW(BNW)) under the BOX. As shown in Fig. 4, leakage current of transistors becomes very high at the back side voltage of above 10V if there is no BPW layer. However, the transistor characteristic does not change at 100V by introducing the BPW layer. (Actually there is no back gate effect seen even more than 200V).




Fig. 3. Cross sectional view of a typical SOI pixel detector.




Fig. 4. NMOS transistor  $Id_s$ - $V_{ds}$  curve and back side voltage. (a) Without BPW layer, (b) with BPW layer connected to ground. By introducing the BPW layer, the back gate effect is fully suppressed.

### 2.3 SENSOR LAYERS

After introducing the BPW/BNW layers successfully, several structures that require additional layers were proposed and introduced. Fig. 5 shows present possible layers under the BOX. PS and NS layers are high-density implant region to create p+ and n+ region and contact to metal layer. These implant will be done after removing top Si and SiO<sub>2</sub> layers.

BP3 is same mask layer used in the BPW, and is used when deeper implant is required. BP2 is deepest buried layer to create nested structure with the BNW.

We are using same layout both for n-type and p-type substrate. Therefore, when we process p-type substrate p-implant and n-implant are reversed. Thus, in p-type substrate, BPW mask is used for buried n-well, and BNW mask is used for buried p-well and so on.

As for the backside of the wafer, following processes are done normally.

- i) Mechanical grind to desired thickness,
- ii) Wet etching by 40um,
- iii) Implant of n (p) dopant to n(p)-substrate (depth ~ 0.5um),
- iv) Aluminum plating (~200 nm).





Fig. 5. Structure of the sensor part for n-substrate and p-substrate. Capital letters are layer name and inside of parenthesis shows actual doping.



## 2.4 HIGH RESISTIVE WAFER

We have been mainly using high resistive SOI wafer from standard products of SOITEC Co. The handle wafer is made in Czochralski (Cz) method (called HR1 wafer), which is n-type and has about 700 Ohm·cm resistivity. However, it is desirable to get much higher resistivity to create thicker depletion depth with lower voltage. We asked SOITEC to make special SOI wafer by bonding with Floating Zone (FZ) wafer. That FZ wafers was supplied from us since it is not easy to get 8" FZ wafer.

To do CMOS process on FZ wafer is not easy task since CMOS high temperature process will cause slips in the wafer (Fig. 6 center). After careful tuning of the high temperature process, we succeeded to process FZ-SOI wafer without major slips (Fig. 6 right).

Fig. 7 shows leakage current vs. depletion depth for different wafers. FZ(n) and FZ(p) wafers of 500um thick become full depletion with 112V and 55V respectively, while Cz(n) wafer needs 237V to deplete 260um thick wafer.





## 2.5 LEAKAGE CURRENT

While leakage current of the sensor is not so important for short integration time applications, it is important for long integration time applications such as astronomical X-ray observation and measurements that require good energy resolution.

Table 2 shows leakage current of a few detectors. CZ(n)(=HR1) wafer shows relatively large leakage current ( $> 100\text{nA/cm}^2$ @Room Temp.), while FZ(n) wafer shows better leakage current ( $10\text{nA/cm}^2$ @ $20^\circ\text{C}$ ). Fig. 9 shows temperature dependence of the XRPIX1 leakage current. By lowering temperature, leakage current will decrease but become constant below  $-20^\circ\text{C}$ . We have not yet identified the source of the constant leak current.

Table 2. Summary of leakage current @ $V_{\text{det}}=10\text{V}$ .

Chip/TEG	Wafer	Temp.	Leakage current
XRPIX1	Cz(n)	$25^\circ\text{C}$	$440\text{nA/cm}^2$
XRPIX1	Cz(n)	$-50^\circ\text{C}$	$0.3\text{nA/cm}^2$
XRPIX1	FZ(n)	$20^\circ\text{C}$	$10\text{nA/cm}^2$
XRPIX1	FZ(n)	$-20^\circ\text{C}$	$0.1\text{nA/cm}^2$
MAMBO IV (nested well)	FZ(n)	Room T	$<100\text{nA/cm}^2$
INTPIX/CNTPIX	Cz(n)	Room T	$100\sim300\text{nA/cm}^2$





Fig. 9. Dark Current of the XRPIX1 FZ-SOI. Pixel size is  $30.6\text{ }\mu\text{m}$  square. Target spec is  $2\text{pA/cm}^2$ .

Fig. 10 shows Arrhenius plot of the XRPIX2b-Cz(n). Until full depletion occurs around 250V, the activation energy is about 0.55eV. This implies main source of the current comes from generation current in the depletion region. When full depletion achieved above 300V, activation energy decreases below 0.35eV. This implies back side surface is the source of the additional leakage current.



## 2.6 MULTI PROJECT WAFER RUN

The cost of semiconductor process is not cheap. Major part of the cost is mask set. To reduce development cost and have multiple chances for developments, we decided to operate this SOI pixel process as Multi Project Wafer (MPW) runs. In past a few years, we have been doing the MPW runs twice per year except year 2011 when large earthquake was occurred and Lapis semiconductor fab was damaged.

In addition to many Japanese institutes, we have been collaborating with US/Europe/Asian researchers through this MPW runs. Our present collaborator/user are listed in section 5.2 "Collaboration Member"

In 2011, we changed the mask size from 20.6mm x 20.6mm to 24.6mm x 30.8mm, so that we can accept more designs and build larger detector Fig. 11.





Fig. 11.. Examples of Mask layouts. (Left) FY2010 : 20.6mm x 20.6mm.

## 2.7 STITCHING

Large area detectors are often required in some experiments, but the mask size is limited to 24.6mm x 30.8mm in size. Therefore, we have developed stitching technique to make large format detector by using only one mask set. Fig. 12 shows the stitching method and photographs of the processed wafer.

The development is mainly driven by Riken group for the SOPHIAS detector. Since this was our first trial, we took buffer region size of 10um and connect only minimum number of layers (PS, NS and metal 1). However, Lapis is confident to make buffer region shorter and connects all metals.



### 3. DETECTOR DEVELOPMENTS

There are many activities of detector developments using the SOI pixel process. In this section, we flash major activities of the developments.

#### 3.1 SEABAS READOUT BOARD

To test manufactured chip quickly, we have developed SEABAS (SOI EvAluation BoArd with Sitcp) read out board. The board contains two FPGAs one for controlling the SOI pixel and the other is for transferring the data through Ethernet (called SiTCP).

Fig. 13 and Fig. 14 show block diagram and photograph of the SEABAS2 (2nd generation board) respectively. By using the SEABAS2 board, we could take ~70 frame/sec with INTPIX4 detector (425k pixels).





Fig. 14, Photograph of the SEABAS2 board and the INTPIX4 sub-board.

### 3.2 INTEGRATION TYPE PIXEL DETECTOR (INTPIX)

Main SOI detectors developed so far are integration-type pixel detectors. The basic schematic of the sensor and a layout are shown in Fig. 15. The circuit is similar to that of the CMOS optical imager. Smallest size of the pixel we have developed is 8  $\mu\text{m}$  square. Many of the integration-type pixels have correlated double sampling (CDS) circuit in each pixel or in column circuit. Largest chip (INTPIX5/6) so far tested has 896 x 1408 (~1.3 M) pixels, and new chip (INTPIX7) under process has 1408 x 1408 (~2M) pixels. Specifications of major integration-type detector are summarized in Table 3.

An example of X-ray image taken by the INTPIX4 detector is shown in Fig. 16.




Fig. 15. (Left) A typical circuit schematic of the integration-type pixel with CDS function. (Right) Layout of INTPIX7 pixel. The size of the pixel is 12um x 12um.

Table 3. Specification of major integration-type pixel detectors.

	DIPIX1/2	FPIX1	INTPIX4	INTPIX5/6	INTPIX7 (under process)
Pixel Size [um]	14 x 14	8 x 8	17 x 17	12 x 12	12 x 12
Chip Size [mm]	5 x 5	6 x 6	10.2 x 15.4	12.2 x 18.4	18.4 x 18.4
BPW width [um]	10	6	12	9	9
CDS	Pixel CDS	-	Pixel CDS	Column CDS	Pixel CDS
Store Switch	O	-	O	O	O
Wafer	n or p	n and p	n	n and p (INT5) n or p (INT6N or P)	p (Double SOI)
Gain	Fix (9.3 uV/e-)	Fix (~28 uV/e-)	Fix (12.6 uV/e-)	2 gain (~16 or 2.5 uV/e-)	Fix
Max. Charge	~110 ke-	~40 ke-	80 ke-	~70 or 460 ke-	-
No. of Pixels	256 x 128 x 2 (~65 kpix)	512 x 512 (~260 kpix)	512 x 832 (~430 kpix)	896 x 1408 (~1,260 kpix)	1408 x 1408 (~1,982 kpix)
No. of Output	1	1 or 9	1 or 13	1 or 11	1 or 11
Rolling Shutter	-	O	-	O	O




Fig. 16 An example of X-ray image (small fish) taken by the integration-type SOI sensor.

### 3.3 X-RAY DETECTOR FOR ASTROPHYSICS (XRPIX)

XRPIX detector [iv] has been developed for X-ray astronomical satellite by Kyoto Univ. and KEK/SOKENDAI member. Basic structure of the detector is same as that of the integration type detector, but it also has trigger generation function. By combining the trigger function and active shield system, background event caused by charged particles can be removed (Fig. 17).

In addition to source-follower type pixel used in the INTPIX, we have also developed Charge Sensitive Amplifier (CSA) type pixel recently. Fig. 17 shows energy spectrum of  $^{55}\text{Fe}$  X-rays taken by the XRPIX CSA pixel. CSA type pixel shows much better resolution compared to source follower type, and achieved noise level of 33 e- while source follower type has 76 e- noise level.




Fig. 17 Concept of an active shield system with the XRPIX. Non-X-ray background can be rejected by anti-coincidence with the active shield (scintillation counters).




Fig. 18 Block diagram of the XRPIX detector.




Fig. 19. Energy spectrum of  $^{55}\text{Fe}$  taken with the XRPIX detectors. CSA type pixel showed better resolution.

### 3.4 XFEL DETECTOR (SOPHIAS)

A large dynamic range X-ray image Sensor has been developed for X-ray Free-electron Laser Facility, SACLAC. The detector is named SOPHIAS (Silicon-On-Insulator PHoton Imaging Array Sensor) and developed by Riken group [v]. The sensor consists of 1.9 M pixels with 30  $\mu\text{m}$  pixel square shape. The single layer sensor give 40 % quantum efficiency at 20 keV X-ray photons with 500 $\mu\text{m}$  thick handle wafer.

Each pixel has high and low gain channels to achieve large dynamic range. The different gain is achieved by different value of the input capacitance and different number of sensor nodes (Fig. 20). To fabricate larger detector than mask size, stitching technique is developed and used (see 2.7 Stiching).




Fig. 20. Outlook of the SOPHIAS detector and schematics of the pixel.

### 3.5 VERTEX DETECTOR (PIXOR)

As an R&D for future vertex detector for Belle II experiment, a new detector PIXOR (PIXel OR) is being developed by Tohoku Univ. group [vi]. An analog signal from each pixelated sensor is divided into two-dimensional directions, and  $2N$  signal channels from a small  $N$ -by- $N$  pixel matrix are ORed as  $N$  column and  $N$  row channels (Fig. 21). Then the signals are processed by a readout circuit in each small matrix and wait for a trigger (Fig. 22).

This PIXOR scheme reduces the number of readout channels and avoids a deterioration of intrinsic position resolution due to large circuit area that was a common issue for monolithic detectors. This feature allows high resolution, low occupancy and on-sensor signal processing at the same time.




Fig. 21. Conceptual view of PIXOR (4x4 Super Pixel case). A charged particle penetrates the green pixel. The signal is divided into X(blue)/Y(red) directions. In this figure, readout circuit is not shown.




Fig. 22 Schematic of the single channel PIXOR1 circuit.

### 3.6 LOW TEMPERATURE APPLICATIONS


People in JAXA/ISAS have interest in using SOI devices in cryogenic temperature. They developed CMOS amplifiers and switches by using the SOI process, and confirmed to work without problem in low temperature where bulk CMOS devices cannot work. Typical performance of the amplifier is shown in Table 4.

Table 4. Performance of FD-SOI CMOS amplifier at 4.2K.

	design	measurement
Open loop gain	> 1000	> 7000
Power consumption	1.1 $\mu$ W	1.3 $\mu$ W
Output Voltage swing	> 1V	1.3 V
Input referred noise at 1 Hz	14-20 $\mu$ V/ $\sqrt{Hz}$	19 $\mu$ V/ $\sqrt{Hz}$
Input offset voltage	0 mV	2mV
Variation of input offset voltage	0 mV	4.2 mV( $1\sigma$ )
Leak current of reset switch	0.1 fA	0.1 fA

After the success of the cryogenic operation, we started a project to build Superconducting Tunnel Junction (STJ) devices on processed SOI wafer with Univ. of Tsukuba group. When we want to arrange the STJ devices in array, extraction of STJ signals to room temperature is always annoying issue. If we succeed to build the STJ on processed SOI wafer and make good connections between them, number of the connection can be greatly reduced and S/N can be improved.

We have tested characteristics of SOI transistors at below 1K (Fig. 23). Both NMOS and PMOS show good performance. Then we build Nb/AI STJ device on top of the SOI wafer. The STJ devices successfully build and output signal is observed by illuminating laser light (465 nm) to the device (Fig. 24).






Fig. 24. (Left) Test structure of an element. (Right) Signal from the Nb/Al-STJ built on the SOI wafer.

### 3.7 OTHER DETECTOR R&Ds

There are many other detectors R&Ds which are going on by using our MPW run.

#### Counting-type pixel (CNTPIX)

One of most important R&D for next step is development of counting type detectors. Schematic of the counting type pixel and its pixel layout are shown in Fig. 25. We already have test chips that show proper responses, but we also observe crosstalk between sensor and the circuits. Thus the development is postponed until double SOI technology is available (4.1 Double SOI).




Fig. 25. (Left) Schematic of the counting type pixel (CNTPIX). (Right) layout of the counting type pixel of 64um x 64um size.

## Detector for Imaging Mass Spectrometer (MALPIX)

Multi-Turn Time of Flight Mass Spectrometer (MULTUM) is being developed at Osaka Univ. as a compact and high performance mass spectrometer for next generation. It requires two-dimensional detector that can measure ion arrival timing in 1 ns resolution. Although it does not use sensor part of the SOIPIX, our pixel circuit can be utilized for this application. Then we started collaboration with Osaka group and developing a pixel detector called MALPIX. Ions from the spectrometer are converted to electrons by using Micro-Channel Plate (MCP), and a prototype detector was successfully tested.




Fig. 26. (Top) Overview of the MULTUM mass spectrometer. (Bottom) Schematics of the MALPIX.

## LHD pixel

To investigate inside of nuclear fusion plasma, measurement of X-rays from the inside of plasma gives valuable information. We have started collaboration with National Institute for

Fusion Science (NIFS) for measurement of Large Helical Device (LHD). First test is scheduled on Dec. 2013.

### TDI pixel

X-ray detectors are used widely in many kinds of inspection system. Especially to find small metallic debris of ~10um size within battery has crucial demand in future electrical vehicles and so on. To find such small debris from materials on high-speed belt conveyor, SOIPIX is very suitable with its high resolution. However, to receive enough X-rays from moving object, Time Delayed Integration (TDI) method is mandatory. Although it is easy to implement the TDI in CCD device, it is difficult to do in CMOS device. We have invented a new method to implement digital TDI in the SOIPIX.

### RADPIX

After the accident of the Fukushima nuclear power plant, people become very sensitive to radiations. Although SOIPIX does not have high efficiency for a few hundreds keV gamma rays, pixelated sensor has advantage to identify type of the radiation and detection of alpha and beta rays. Thus we are developing a pixel detector (RADPIX) for monitoring environmental radiation. It includes leakage current compensation circuit for continuous detection of radiation.

## 4. ADVANCED R&DS

### 4.1 DOUBLE SOI

While we solved the back gate problem by introducing BPW layer, there still remain two issues to make the SOIPIX used widely.

- Crosstalk between sensor node and circuit,
- Radiation tolerance of the detector.

The crosstalk generates unwanted signals and makes operation of the detector unstable. While the SOI is immune to Single Event Effect (SEE), it is not so rad-hard to Total Ionization Dose (TID) due to the BOX and surrounding oxide. Tolerable radiation level of present SOIPIX devices is about 2 kGy, and many applications require more than 10 kGy (1 Mrad) tolerance.

After all, to solve these issues, we need another conduction layer between sensor and circuit. We asked SOITEC to make double SOI wafer which has two sets of thin Si and BOX pair layers. General view of the double SOI pixel detector is shown in Fig. 27, and cross section of processed double SOI wafer is shown in Fig. 28. In addition to above two issues, the newly introduced middle Si layer (SOI2) shields back gate effect too (Fig. 29), so that we can optimize the size of the BPW without considering the back gate effect.




Fig. 27. General view of the pixel detector using the double SOI wafer.




Fig. 28. Cross sectional view of the double SOI wafer. In addition to top SOI and substrate, we introduced middle SOI layer. (Unfortunately, the contact to the middle Si is out of the photograph.)

The first double SOI wafers were produced by SOITEC Co. with n-substrate, but second DSOI wafers have been produced by Shin-Etsu Chemical Co. Ltd, Japan, with p-type substrate.

When we irradiate gamma rays to the SOI, transistor threshold voltage will move to negative direction (Fig. 29 left) due to hole trapping in the oxide. However, by applying negative voltage to the middle Si, electric field generated by the hole is compensated and the threshold voltage will return to almost original value (Fig. 30).




Fig. 29. Back gate effect suppression by the middle Si. (Left) Middle Si is floating. (Right) Middle Si is connected to ground and the back gate effect is fully suppressed.




Fig. 30. Id-Vgs curve change with g-ray irradiation and middle Si voltage ( $V_{SOI2}$ ). (Top) NMOS, (Bottom) PMOS.

Fig. 31 plots optimum value of the SOI2 layer to return the threshold value to original value [vii]. The statistics of the data is not yet enough and there is large variation in the data of NMOS core transistors. However we can see the optimum value for dose up to 20 kGy looks same for all the transistors. On the other hand, at above 20 kGy, we see some rebound in

NMOS transistors. Then we may need to separate the SOI2 layer between NMOS and PMOS for the application that requires more than 20 kGy radiation tolerance.




Fig. 31. Optimum SOI2 value to return threshold for various kinds of transistors. Both 'NMOS' and 'PMOS' and 'Core and IO' transistors are showing similar tendency.

#### 4.2 3D VERTICAL INTEGRATION

Although the SOI detector is successfully being developed, future pixel detectors such as used in the International Linear Collider (ILC) requires much more transistors to implement memories and data processing logics than available today. Since the readout circuit needs analog amplification circuits etc., it is not necessary good to go fine node process.


If we try to implement such memory and logics inside the pixel, the pixel size must be very large ( $> 60 \times 60 \text{ }\mu\text{m}^2$ ), while the experiment requires smaller pixel size less than  $20 \times 20 \text{ }\mu\text{m}^2$ . To solve this, we have started R&D of 3D vertical integration by using  $\mu$ -bump technology [viii] in collaboration with T-Micro Co.

Fig. 32 shows the process flow of the vertical stacking of circuit layers. Base SOI chips as upper and lower tiers are fabricated in a SOI wafer. Minimum bump pad opening size is  $3 \text{ }\mu\text{m} \times 3 \text{ }\mu\text{m}$ . After forming under bump metallization (UBM), Indium bumps are formed using

evaporation and lift-off technique. The minimum bump size and pitch are 2.5- $\mu\text{m}$  sq. and 5  $\mu\text{m}$  respectively.

Lower tier and upper tier are aligned using IR microscope. Initial alignment error before welding bumps must be kept less than 1.0  $\mu\text{m}$  in order to obtain stable electrical connection. After fusing into one connection, the tiers are self-aligned to less than 0.6  $\mu\text{m}$ . The gap between tiers is about 1.5  $\mu\text{m}$ . An array of Indium  $\mu$ -bump junctions does not have enough mechanical strength. So combining gap fill with adhesive is indispensable and injection method is the key of this process.

Fig. 33 shows layout of alignment mark and photographs of the alignment marks at 4 corners after the bonding and the adhesive injection. The chips are aligned at better than 1  $\mu\text{m}$  accuracy. Since the space between tiers is not uniform due to unbalance distribution of the  $\mu$ -bumps in the chip, adhesive injection caused voids at the points where rapid pressure loss occurs. White island area seen in Fig. 33-bottom upper left photo is such a void. Number of the voids is greatly reduced by controlling differential pressure assisted capillary action. Although we are bonding chip to chip in this study, chip to wafer bonding techniques are also being developed for mass production.






Fig. 33. (Top) Alignment mark size, (Bottom) Alignment of upper and lower chips after stacking.

## 5. DATA BASE

### 5.1 DEVELOPMENT HISTORY

- 2005.5 Propose SOI Pixel R&D to KEK Detector Technology Project  
2005.7 Start Collaboration with OKI Electronics Co. Ltd.  
2005.10 First submission to Univ. of Tokyo (VDEC) 0.15μm SOI MPW run.  
2006.12 First MPW run of 0.15um SOI process operated by KEK.  
2007.3 First SOI Workshop @KEK  
2007.6 Process change to Miyagi 0.2um line due to discontinue of Hachioji 0.15 μm line.  
2007.10 First User Meeting @U. of Hawaii (IEEE NSS)  
2008.1 First MPW run of 0.2μm SOI process.  
2008.3 SOI Workshop @KEK  
2008.10 OKI semiconductor division was spin-off to OKI semiconductor Co. Ltd, and enters under Rohm Co. group.  
2009.1 Metal Pitch is shrunken from 0.88um to 0.58um.  
Introduce Buried P-Well structure.  
2009.2 SOI W.S. @Kyoto Univ.  
2010.3 Collab. Mtg. @Fermilab  
2011.2 International Review @KEK  
2011.3 OKI Semi Miyagi Fab. was damaged by the large earthquake.  
2011.9 Name of OKI Semi was changed to Lapis Semiconductor Co. Ltd.  
2011.10 Mask size was increased from 20.6 mm square to 24.6 mm x 30.8 mm.  
2012.3 Collab. Mtg. @LBNL  
2012.8 First double SOI wafer was processed.  
2012.9 PIXEL2012 conference @Fukushima.  
2013.2 Mini Workshop @IHEP (China)  
2013.5 Collab. Mtg. @Krakow (AGH & IFJ)  
2013.8 10th 0.2um MPW run was submitted.

### 5.2 COLLABORATION MEMBERS

#### [Japanese Members]

Name	Affiliation
Koichi NAGASE	JAXA/ISAS
Hirokazu Ikeda	JAXA/ISAS
Testuichi Kishishita	JAXA/ISAS
Daisuke Kobayashi	JAXA/ISAS
Takehiko WADA	JAXA/ISAS
Ryuichi Takashima	Kyoto Univ. of Education
Shou Moritake	Kyoto Univ. of Education
Shinya Nakashima	Kyoto Univ.
Hironori Matsumoto	Nagoya Univ.
Syukyo G. Ryu	Kyoto Univ.
Takeshi Tsuru	Kyoto Univ.
Takaaki Tanaka	Kyoto Univ.
Hideaki Matsumura	Kyoto Univ.
Jiro Ida	Kanazawa Institute of Technology

Kazuya Tauchi	KEK, High Energy Accelerator Research Organization
Ryo Ichimiya	KEK, High Energy Accelerator Research Organization
Susumu Terada	KEK, High Energy Accelerator Research Organization
Takashi Kohriki	KEK, High Energy Accelerator Research Organization
Tomohisa Uchida	KEK, High Energy Accelerator Research Organization
Toru Tsuboyama	KEK, High Energy Accelerator Research Organization
Toshinobu Miyoshi	KEK, High Energy Accelerator Research Organization
Yasuo Arai	KEK, High Energy Accelerator Research Organization
Yoichi Ikegami	KEK, High Energy Accelerator Research Organization
Yoshinobu Unno	KEK, High Energy Accelerator Research Organization
Yowichi Fujita	KEK, High Energy Accelerator Research Organization
Yukiko Ikemoto	KEK, High Energy Accelerator Research Organization
Shingo Mitsui	KEK, High Energy Accelerator Research Organization
Motohiko Omodani	JASRI, XFEL division
Takashi Kameshima	JASRI, XFEL division
Hirofumi Tadokoro	National Institute of Advanced Industrial Science and Technology
Masashi Yanagihara	National Institute of Advanced Industrial Science and Technology
Morifumi Ohno	National Institute of Advanced Industrial Science and Technology
Yasushi Igarashi	National Institute of Advanced Industrial Science and Technology
Hidehiko Nakaya	National Astronomical Observatory of Japan
Ayaki Takeda	The Graduate University for Advanced Studies、School of High Energy Accelerator
Daisuke Nio	The Graduate University for Advanced Studies、School of High Energy Accelerator Science
Kazunori Hanagaki	Department of Physics, Osaka Univ.
Minoru Hirose	Department of Physics, Osaka Univ.
Toshihiro Idehara	Department of Physics, Osaka Univ.
Kazuhiro Hara	Univ. of Tsukuba, Faculty of Pure and Applied Sciences
Yuji Takeuchi	Univ. of Tsukuba, Faculty of Pure and Applied Sciences
Shinhong Kim	Univ. of Tsukuba, Faculty of Pure and Applied Sciences
Mari Asano	Univ. of Tsukuba, Graduate School of Pure and Applied Sciences
Naoshi Tobita	Univ. of Tsukuba, Graduate School of Pure and Applied Sciences
Tatsuya Maeda	Univ. of Tsukuba, Graduate School of Pure and Applied Sciences
Kouhei Tsuchida	Univ. of Tsukuba, Graduate School of Pure and Applied Sciences
Shunsuke Honda	Univ. of Tsukuba, Graduate School of Pure and Applied Sciences
Kouta Kasahara	Univ. of Tsukuba, Graduate School of Pure and Applied Sciences
Kouhei Shinsho	Univ. of Tsukuba, Graduate School of Pure and Applied Sciences
Yoshiyuki Onuki	Univ. of Tokyo
Hideki Hamagaki	Univ. of Tokyo
Yuuko Sekiguchi	Univ. of Tokyo
Hitoshi Yamamoto	Tohoku Univ.
Akimasa Ishikawa	Tohoku Univ.
Yutaro Sato	Tohoku Univ.
Hironori Katsurayama	Tohoku Univ.
Shinoda Naoyuki	Tohoku Univ.
Yoshimasa Ono	Tohoku Univ.
Kouji Mori	Miyazaki Univ.
Yuuusuke Nishioka	Miyazaki Univ.
Kazuo Kobayashi	RIKEN, RIKEN SPring-8 Center
Shun Ono	RIKEN, RIKEN SPring-8 Center
Takaki Hatsui	RIKEN, RIKEN SPring-8 Center
Tougo Kudo	RIKEN, RIKEN SPring-8 Center
Kameshima Takashi	RIKEN, RIKEN SPring-8 Center
Yoichi Kiriha	RIKEN, RIKEN SPring-8 Center
Sadatsugu Muto	National Institute for Fusion Science

Shigeru Sudo	National Institute for Fusion Science
Naoki Tamura	National Institute for Fusion Science
Yasuhiko Ito	National Institute for Fusion Science
Hideya Nakanishi	National Institute for Fusion Science
Tsukada Kiwamu	Nagoya Institute of Technology
Masayuki Ikebe	Hokkaido Univ.
Shoji Kawahito	Shizuoka Univ.
Keiichiro Kagawa	Shizuoka Univ.
Keita Yasutomi	Shizuoka Univ.
Takeo Watanabe	Univ. of Hyogo
Nobukazu Teranishi	Univ. of Hyogo

[Foreign Members]

Name	Affiliation
Chih Hsun Lin	Academia Sinica, Taiwan
Minglee Chu	Academia Sinica, Taiwan
Sebastian Glab	Department of Electronics AGH-University of Science and Technology (AGH-UST)
Wojciech Kucewicz	Department of Electronics AGH-University of Science and Technology (AGH-UST)
Marek Idzik	Krakow's University of Science and Technology (AGH-UST)
Mohammed Imran Ahmed	Institute of Nuclear Physics, Krakow
Piotr Kapusta	Institute of Nuclear Physics, Krakow
Farah Khalid	Fermilab
Grzegorz Deptuch	Fermilab
Marcel Trimpl	Fermilab
Raymond Yarema	Fermilab
Ronald Lipton	Fermilab
Ivan Peric	Institut für Technische Informatik der Universität Heidelberg
Peter Fischer	Institut für Technische Informatik der Universität Heidelberg
Lei Fan	Institute of High Energy Physics, Chinese Academy of Sciences
Liu Gang	Institute of High Energy Physics, Chinese Academy of Sciences
Xiaoshan JIANG	Institute of High Energy Physics, Chinese Academy of Sciences
Yunpeng Lu	Institute of High Energy Physics, Chinese Academy of Sciences
Zheng Wang	Institute of High Energy Physics, Chinese Academy of Sciences
Yi Liu	Institute of High Energy Physics, Chinese Academy of Sciences
Qi Zhang	Shanghai Advanced Research Institute, Chinese Academy of Sciences. (SARI, CAS)
Ning Wang	Shanghai Advanced Research Institute, Chinese Academy of Sciences. (SARI, CAS)
Tian Li	Shanghai Advanced Research Institute, Chinese Academy of Sciences. (SARI, CAS)
Hui Wang	Shanghai Advanced Research Institute, Chinese Academy of Sciences. (SARI, CAS)
Qi Zhang	Shanghai Advanced Research Institute, Chinese Academy of Sciences. (SARI, CAS)
Zhao Kai	The Institute of Microelectronics of the Chinese Academy of Sciences (IMECAS)
Chinh Vu	LBNL
Devis Contarato	LBNL
Lindsay Glesener	LBNL
Peter Denes	LBNL
Craig S Tindall	LBNL

Marco Battaglia	LBNL, UC Santa Cruz
Eduardo Cortina	Louvain-la-Neuve University
Elena Martin	Universitat Autonoma de Barcelona
Lawrence Soungyee	Louvain-la-Neuve University
Paula liliana alvarez rengifo	Louvain-la-Neuve University
Gary Varner	Univ. of Hawaii
Michael Cooney	Univ. of Hawaii
Angel Dieguez	University of Barcelona
Dario Bisello	University of Padova & INFN Padova, Italy
Devis Pantano	University of Padova & INFN Padova, Italy
Serena Mattiazzo	University of Padova & INFN Padova, Italy
Piero Giubilato	University of Padova and INFN Padova, Italy, & LBNL, USA

### [Cooperation Companies]

Name
Lapis Semiconductor Co. Ltd.
Lapis Semiconductor Miyagi Co. Ltd.
A-R-Tec Co.
Rigaku Co.
T-micro Co. Ltd.
REPIC Co. Ltd.
Digian Technology Inc.

### 5.3 MASTER THESIS

- 1) Yuko Sekiguchi, 「放射線モニターのための SOI ピクセル検出器の開発」、Univ. of Tokyo, Feb. 2013.
- 2) Takaki Ishibashi, 「二重 SOI 層構造を持つ大面積電荷積分型 SOI ピクセル検出器の性能評価」、Univ. of Tsukuba, Feb. 2013.
- 3) Kohei Shishio, 「高エネルギー荷電粒子検出用 SOI ピクセル検出器の開発研究」、Univ. of Tsukuba, Feb. 2012.
- 4) Koichi Nagase, 天文観測用遠赤外線多素子画像センサーのための極低温読み出し回路開発、中間報告：読み出し回路の入力電圧不均一性評価」、Sokendai, Mar. 2012.
- 5) Yoshimasa Ono, 'Research and development of the PIXOR (PIXel OR) semiconductor detector for the high energy experiments based on the SOI technology', Tohoku Univ., Mar. 2012.
- 6) Hironori Katsurayama, 'An experimental study of track reconstruction with an integration-type SOI pixel detector using high energy beams', Tohoku Univ., Mar. 2012.
- 7) Jun Uchida, 「SOI 技術を用いた計数型 Pixel 検出器の性能評価」、Osaka Univ., Mar. 2011.
- 8) Shinya Nakashima, 「SOI 技術を用いた広帯域 X 線撮像分光器「XRPIX1」の評価試験と性能向上の研究」、Kyoto Univ., Mar. 2011.
- 9) Tomoko Segi, 「埋め込み p 型ウェル構造をもつ SOI ピクセル検出器の放射線耐性の研究」、Univ. of Tsukuba, Mar. 2010.
- 10) Mami Kochiyama, 「TCAD シミュレーションによる SOI ピクセル検出器の放射線損傷評価」、Univ. of Tsukuba, Mar. 2010.

- 11) Yutaro Satou, 「国際リニアコライダーのための衝突点ビーム形状モニターの研究開発」、修士論文、Tohoku Univ., Mar. 2010.
- 12) Syukyo G. Ryu 「SOI 技術を用いた次世代における広帯域X線撮像分光検出器の開発および評価試験」、Kyoto Univ., Feb. 2010.
- 13) Minoru Hirose, 「SOI技術を用いた一体型Pixel検出器用読み出しシステムの開発、及び積分型Pixel検出器の性能評価」、Osaka Univ., Feb. 2009.
- 14) Yuji Saegusa, 「SOI 技術を用いた半導体検出器の開発」、Tokyo Inst. of Tech., Feb. 2008.
- 15) Ai Mochizuki, 「Silicon-On-Insulator 技術を用いた読出し回路一体型シリコンピクセル検出器の開発研究」、Univ. of Tsukuba, Mar. 2008.

## 5.4 PUBLICATIONS

[English]

- 1) "Hard X-Ray SOI Sensor Prototype", E. Martin, G. Varner, M. Barbero, J. Kennedy, H. Tajima, Y. Arai, IEEE Ph. D. Research in Microelectronics and Electronics, 11 - 16 June 2006, Otranto (Lecce), Italy
- 2) "First Results of 0.15um CMOS SOI Pixel Detector", Y. Arai, M. Hazumi, Y. Ikegami, T. Kohriki, O. Tajima, S. Terada, T. Tsuboyama, Y. Unno, H. Ushiroda, H. Ikeda, K. Hara, H. Ishino, T. Kawasaki, E. Martin, G. Varner, H. Tajima, M. Ohno, K. Fukuda, H. Komatsubara, J. Ida, SNIC Symposium, Stanford, California, 3-6 April 2006, SLAC-PUB-12079, KEK preprint, 2006-34, SLAC Electronic Conference Proceedings Archive (SLAC-R-842, eConf: C0604032) PSN-0016. <http://www.slac.stanford.edu/econf/C0604032/papers/0016.PDF>.
- 3) "Monolithic Pixel Detector in a 0.15mm FD-SOI Technology", Y. Arai, presented at the 6th Hiroshima symposium of Development and Application of semiconductor tracking devices, Sep. 11-15, 2006, Carmel, California, U.S.A.
- 4) "Development of a CMOS SOI Pixel Detector", Y. Arai, M. Hazumi, Y. Ikegami, T. Kohriki, O. Tajima, S. Terada T. Tsuboyama, Y. Unno, Y. Ushiroda, H. Ikeda, K. Hara, H. Ishino, T. Kawasaki, H. Miyake, E. Martin, G. Varner, H. Tajima M. Ohno, K. Fukuda, H. Komatsubara, J. Ida, Proceedings of 12th Workshop on Electronics for LHC and Future Experiments (LECC 2006), 25-29 September 2006, Valencia SPAIN.
- 5) "Monolithic Pixel Detector in a 0.15um SOI Technology", Y. Arai, M. Hazumi, Y. Ikegami, T. Kohriki, O. Tajima, S. Terada, T. Tsuboyama, Y. Unno, H. Ushiroda, H. Ikeda, K. Hara, H. Ishino, T. Kawasaki, E. Martin, G. Varner, H. Tajima, M. Ohno, K. Fukuda, H. Komatsubara, J. Ida, H. Hayashi, IEEE Nuclear Sci. Symposium, San Diego, Oct. 29 - Nov. 4, 2006, Conference Record, Vol. 3, Oct. 2006 Page(s):1440 - 1444, Digital Object Identifier 0.1109/NSSMIC.2006.354171.
- 6) "Evaluation of OKI SOI Technology", Y. Ikegami, Y. Arai, K. Hara, M. Hazumi, H. Ikeda, H. Ishino, T. Kohriki, H. Miyake, A. Mochizuki, S. Terada, T. Tsuboyama, Y. Unno,, presented at the 6th Hiroshima symposium of Development and Application of semiconductor tracking devices, Sep. 11-15, 2006, Carmel, California, U.S.A., Nuclear Instruments and Methods in Physics Research Section A, Volume 579, Issue 2, 1 Sept. 2007, Pages 706-711,
- 7) "Deep sub-micron FD-SOI for front-end application", Nuclear Instruments and Methods in Physics Research Section A, Volume 579, Issue 2, 1 September 2007, Pages 701-705, H. Ikeda, Y. Arai, K. Hara, H. Hayakawa, K. Hirose, Y. Ikegami, H. Ishino, Y. Kasaba, T. Kawasaki, T. Kohriki, et al., Proceedings of the 11th Symposium on Radiation Measurements and Applications (SORMA XI): Ann Arbor, USA, May 23\_26, 2006, Nucl. Instr. and Meth. A, Vol. 579, Issue 2, 1 Sep. 2007, p.p. 701-705.
- 8) "Electronics and Sensor Study with the OKI SOI process", Y. Arai, , Topical Workshop on Electronics for Particle Physics (TWEPP-07), 3-7 Sep. 2007, Prague, Czech Republic. CERN-2007-007, pp. 57-63.
- 9) "SOI Monolithic Pixel Detector R&D in a 0.15 mm SOI Technology", Y. Arai, Y. Ikegami, Y. Unno, T. Tsuboyama, S. Terada, M. Hazumi, T. Kohriki, H. Ikeda, K. Hara, H. Ishino, H. Miyake, K. Hanagaki, G. Varner, E. Martin, H. Tajima, Y. Hayashi, M. Ohno, K. Fukuda, H. Komatsubara, J. Ida., 16th International Workshop on Vertex detectors, September 23-28, 2007, Lake Placid, NY, USA, Vertex 2007, Poster Presentation.
- 10) "SOI Pixel Developments in a 0.15μm Technology", Y. Arai, Y. Ikegami, Y. Unno, T. Tsuboyama, S. Terada, M. Hazumi, T. Kohriki, H. Ikeda, K. Hara, H. Miyake, H. Ishino, G. Varner, E. Martin, H. Tajima, M. Ohno, K. Fukuda, H. Komatsubara, J. Ida, H. Hayashi, Y. Kawai, , 2007 IEEE Nuclear Science Symposium Conference Record, N20-2, pp. 1040-1046.
- 11) "Total Dose Effects on 0.15μm FD-SOI CMOS Transistors", Y. Ikegami, Y. Arai, K. Hara, M. Hazumi, H. Ikeda, H. Ishino, T. Kohriki, H. Miyake, A. Mochizuki, S. Terada, T.Tsuboyama and Y. Unno,, 2007 IEEE

- Nuclear Science Symposium Conference Record, N44-6, pp. 2173-2177.
- 12) "A monolithic pixel sensor in fully depleted SOI technology", , Marco Battaglia, Dario Bisello, Devis Contarato, Peter Denes, Piero Giubilato, Lindsay Glesener, Chinh Vu. , Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, Volume 583, Issues 2-3, 21 December 2007, Pages 526-528.
  - 13) "R&D of a pixel sensor based on 0.15  $\mu\text{m}$  fully depleted SOI technology", Toru Tsuboyama, Yasuo Arai, Koichi Fukuda, Kazuhiko Hara, Hirokazu Hayashi, Masashi Hazumi, Jiro Ida, Hirokazu Ikeda, Yoichi Ikegami, Hirokazu Ishino, Takeo Kawasaki, Takashi Kohriki, Hirotaka Komatsubara, Elena Martin, Hideki Miyake, Ai Mochizuki, Morifumi Ohno, Yuji Saegusa, Hiro Tajima, Osamu Tajima, Tomiaki Takahashi, Susumu Terada, Yoshinobu Unno, Yutaka Ushiroda and Gary Varner, Proceedings of the 15th International Workshop on Vertex Detectors: Perugia, Italy, Sep., 2006, Nucl. Instr. and Meth. A. Vol. 582, Issue 3, Dec. 2007, Pages 861-865, <http://dx.doi.org/10.1016/j.nima.2007.07.130>,
  - 14) "Radiation Resistance of SOI Pixel Sensors Fabricated with OKI 0.15 $\mu\text{m}$  FD-SOI Technology", K. Hara, M. Kochiyama, A. Mochizuki, T. Sega, Y. Arai, K. Fukuda, H. Hayashi, M. Hazumi, J. Ida, H. Ikeda, Y. Ikegami, H. Ishino, Y. Kawai, T. Kohriki, H. Komatsubara, H. Miyake, M. Ohno, M. Okihara, S. Terada, T. Tsuboyama, Y. Unno, N04-5, Nuclear Science Symposium Conference Record, 2008. NSS '08. IEEE, 19-25 Oct. 2008 Page(s):1369 – 1374, Digital Object Identifier 10.1109/NSSMIC.2008.4774670, IEEE Transactions on Nuclear Science, Volume 56, Issue 5, Part 2, Oct. 2009 Page(s):2896 - 2904.
  - 15) "Development of Silicon-on-Insulator Sensor for X-Ray Free-Electron Laser Applications", T. Kudo, T. Hatsui, Y. Arai, Y. Ikegami, Y. Unno, T. Tsuboyama, S. Terada, M. Hazumi, T. Kohriki, H. Ikeda, K. Hara, A. Mochizuki, H. Miyake, H. Ishino, Y. Saegusa, S. Ono, M. Ohno, K. Fukuda, H. Komatsubara, J. Ida, H. Hayashi, Y. Kawai, M. Okihara, T. Ishikawa, IEEE Nucl. Sci. Symp., Oct. 2008, Poster R12-58,
  - 16) "Waveform Observation of Digital Single-Event Transients Employing Monitoring Transistor Technique", Daisuke Kobayashi, Kazuyuki Hirose, Yoshimitsu Yanagawa, Hirokazu Ikeda, Hirobumi Saito, V'eronique Ferlet-Cavrois, Dale McMorrow, Marc Gaillardin, Philippe Paillet, Yasuo Arai, and Morifumi Ohno, IEEE Trans. Nucl. Sci., Volume 55, Issue 6, Part 1, Dec. 2008 Page(s):2872 – 2879, Digital Object Identifier 10.1109/TNS.2008.2006836.
  - 17) "High-speed charge-to-time converter ASIC for the Super-Kamiokande detector, H. Nishino, K. Awai, Y. Hayato, S. Nakayama, K. Okumura, M. Shiozawa, A. Takeda, K. Ishikawa, A. Minegishi, Y. Arai, Nucl.Instrum.Meth.A610:710-717,2009.
  - 18) "Device-physics-based analytical model for single event transients in SOI CMOS logics", D. Kobayashi, K. Hirose, V. Ferlet-Cavrois, D. McMorrow, M. Gaillardin, T. Makino, H. Ikeda, Y. Arai, and M. Ohno,, 2009 IEEE Nuclear and Space Radiation Effects Conference (NSREC), Quebec, Canada, July 20--24, IEEE Trans. Nucl. Sci. 56 (2009) 3043.
  - 19) "Developments of SOI Monolithic Pixel Detectors", Y. Arai, T. Miyoshi, Y. Unno, T. Tsuboyama, S. Terada, Y. Ikegami, T. Kohriki, K. Tauchi, Y. Ikemoto, R. Ichimiya, H. Ikeda, K. Hara, H. Miyake, M. Kochiyama, T. Sega, K. Hanagaki, M. Hirose, T. Hatsui, T. Kudo, T. Hiroto, M. Yabashi, Y. Furukawa, G. Varner, M. Cooney, H. Hoedlmoser, J. Kennedy, H. Sahoo, M. Battaglia, P. Denes, C. Vu, D. Contarato, P. Giubilato, L. Glesener, R. Yarema, R. Lipton, G. Deptuch, M. Trimpl, M. Ohno, K. Fukuda, H. Komatsubara, J. Ida, M. Okihara, H. Hayashi, Y. Kawai, A. Ohtomo, , Technology and Instrumentation in Particle Physics 2009 in Tsukuba, Japan, 11-17 March, 2009, Nucl. Instr. and Meth. A 623(2010)186-188, doi:10.1016/j.nima.2010.02.190
  - 20) "Silicon-on-insulator technology enables next-generation radiation image sensors", Yasuo Arai and Toshinobu Miyoshi, August 2009, SPIE Newsroom. <http://spie.org/x36212.xml?highlight=x2414&ArticleID=x36212>, DOI:10.1117/2.1200907.1725.
  - 21) "Development of SOI Pixel Process Technology", Y. Arai, T. Miyoshi, Y. Unno, T. Tsuboyama, S. Terada, Y. Ikegami, R. Ichimiya, T. Kohriki, K. Tauchi, Y. Ikemoto, R. Ichimiya, Y. Fujita, T. Uchida, H. Ikeda, K. Hara, H. Miyake, M. Kochiyama, T. Sega, K. Hanagaki, M. Hirose, J. Uchida, Y. Onuki, Y. Horii, H. Yamamoto, T. Tsuru, H. Matsumoto, S. G. Ryu, R. Takashima, A. Takeda, H. Ikeda, D. Kobayashi, T. Wada, H. Nagatg, T. Hatsui, T. Kudo, A. Taketani, T. Kameshima, T. Hiroto, M. Yabashi, Y. Furukawa, M. Battaglia, P. Denes, C. Vu, D. Contarato, P. Giubilato, T. S. Kim, T. Hatsui, T. Kudo, T. Hiroto, M. Yabashi, Y. Furukawa, M. Ohno, K. Fukuda, I. Kurachi, H. Komatsubara, J. Ida, M. Okihara, N. Kuriyama, M. Motoyoshi, 7th International "Hiroshima" Symposium on Development and Applications of Semiconductor Tracking Devices, Hiroshima, Japan, Aug. 29-Sep.1, 2009, Nucl. Instr. and Meth. doi:10.1016/j.nima.2010.04.081. Vol. 636, Issue 1, Supplement, 2011, Pages S31-S36.
  - 22) "Reduction techniques of the back gate effect in the SOI Pixel Detector", R. Ichimiya, Y. Arai, K. Fukuda, I. Kurachi, N. Kuriyama, M. Ohno, M. Okihara, for the SOI Pixel collaboration, Proceedings of Topical Workshop on Electronics for Particle Physics (TWEPP-09), 21-25 Sep. 2009, CERN-2009-006, pp. 68-71.
  - 23) "New Techniques in SOI Pixel Detector", Y. Arai, 2009 IEEE Nuclear Science Symposium and Medical

- Imaging Conference, Orlando Florida, Oct. 25-31, 2009, Conference Record, N22-2, pp. 1161-1164. Digital Object Identifier: 10.1109/NSSMIC.2009.5402397
- 24) "Vertical Integration of Radiation Sensors and Readout Electronics", Y. Arai, 15th Mediterranean Electromechanical Conference, Melecon 2010, Valletta, Malta, 25-28 April, 2010, pp. 1062-1067.
  - 25) "Integrated Radiation Image Sensors with SOI technology", Yasuo Arai, Toshinobu Miyoshi, Ryo Ichimiya, Kazuhiko Hara, Yoshiyuki Onuki, SOI Conference (SOI), 2010 IEEE International Digital Object Identifier: 10.1109/SOI.2010.5641403, Publication Year: 2010 , Page(s): 1 - 5.
  - 26) "Readout ASIC With SOI Technology for X-Ray CCDs", Kishishita, T.; Idehara, T.; Ikeda, H.; Tsunemi, H.; Arai, Y.; Sato, G.; Takahashi, T.; Nuclear Science, IEEE Transactions on Volume: 57 , Issue: 4 , Part: 2, Digital Object Identifier: 10.1109/TNS.2010.2049371, Publication Year: 2010 , Page(s): 2359 - 2364.
  - 27) "Large SET Duration Broadening in a Fully-Depleted SOI Technology-Mitigation With Body Contacts", Ferlet-Cavrois, V.; Kobayashi, D.; McMorrow, D.; Schwank, J. R.; Ikeda, H.; Zadeh, A.; Flament, O.; Hirose, K.; Nuclear Science, IEEE Transactions on Volume: 57 , Issue: 4 , Part: 1, Digital Object Identifier: 10.1109/TNS.2010.2048927, Publication Year: 2010 , Page(s): 1811 - 1819.
  - 28) "Development of INTPIX and CNTPIX Silicon-On-Insulator Monolithic Pixel Devices", K. Hara, M. Kochiyama, K. Koike, T. Sega, K. Shinsho, Y. Arai, Y. Fujita, R. Ichimiya, Y. Ikegami, Y. Ikemoto, T. Kohriki, T. Miyoshi, K. Tauchi, S. Terada, T. Tsuboyama, Y. Unno, Y. Horii, Y. Onuki, D. Nio, A. Takeda, K. Hanagaki, J. Uchida, T. Tsuru, S.G. Ryu, I. Kurachi, H. Kasai, N. Kuriyama, N. Miura, M. Okihara, M. Motoyoshi, VERTEX 2010, Loch Lomond, UK, June, 2010, <http://pos.sissa.it/cgi-bin/reader/conf.cgi?confid=113>, PoS(VERTEX 2010)033.
  - 29) "Development of X-ray Imaging Spectroscopy Sensor with SOI CMOS Technology", Syukyo Gando Ryu, Takeshi Go Tsuru, Shinya Nakashima, Yasuo Arai, Ayaki Takeda, T. Miyoshi, R. Ichimiya, Y. Ikemoto, R. Takashima d, T. Imamura, T. Ohmoto, and A. Iwata, 2010 IEEE Nuclear Science Symposium, Conference record. doi: 10.1109/NSSMIC.2010.5873714, 2010 , Page(s): 43-48.
  - 30) "Evaluation of Monolithic Silicon-On-Insulator Pixel Devices Thinned to 100 um", K. Shinsho, K. Hara, Y. Arai, Y. Ikemoto, T. Kohriki, T. Miyoshi, 2010 IEEE Nuclear Science Symposium, Conference record, doi: 10.1109/NSSMIC.2010.5873838, 2010, Page(s): 646-649
  - 31) "Radiation test on FD-SOI Readout ASIC of Pair-monitor for ILC", Yutaro Sato , Yasuo Arai, Hirokazu Ikeda, Tadashi Nagamine, Yosuke Takubo, Toshiaki Tauchi, Hitoshi Yamamoto, Nucl. Instr. and Meth. A(2011), doi:10.1016/j.nima.2010.12.149, Volume 650, Issue 1, 11 September 2011, Pages 106-110.
  - 32) "Performance study of SOI monolithic pixel detectors for X-ray application", T. Miyoshi, Y. Arai, M. Hirose, R. Ichimiya, Y. Ikemoto, T. Kohriki, T. Tsuboyama, Y. Unno, 7th International "Hiroshima" Symposium on Development and Applications of Semiconductor Tracking Devices, International Conference Center Hiroshima, Japan, Aug. 29-Sep.1, 2009, Nucl. Instr. and Meth. A, doi:10.1016/j.nima.2010.04.117, Vol. 636 (2011)pp. S237-S241.
  - 33) "Radiation effects in silicon-on-insulator transistors with back-gate control method fabricated with OKI Semiconductor 0.20  $\mu$ m FD-SOI technology", M. Kochiyama, T. Sega, K. Hara, Y. Arai, T. Miyoshi, Y. Ikegami, S. Terada, Y. Unno, K. Fukuda, M. Okihara, Nucl. Instr. and Meth. A(2010), doi:10.1016/j.nima.2010.04.086, Volume 636, Issue 1, Supplement, 21 April 2011, Pages S62-S67.
  - 34) "SOI Readout ASIC of Pair-monitor for International Linear Collider", Yutaro Sato, Yasuo Arai, Hirokazu Ikeda, Tadashi Nagamine, Yosuke Takubo, Toshiaki Tauchi, Hitoshi Yamamoto, Nuclear Inst. and Methods in Physics Research, A, 10.1016/j.nima.2011.02.063, Vol. 637, Isuue 1, May 2011, pp. 53-59.
  - 35) "Tests of monolithic pixel detectors in SOI technology with depleted substrate", Piero Giubilato, Marco Battaglia, Dario Bisello, Devis Contarato, Peter Denes b, Tae Sung Kim, Serena Mattiazzo, Devis Pantano, Nicola Pozzobon, C.S.Tindall, Sarah Zalusky, Nucl.Instr.and Meth. A(2010), doi:10.1016/j.nima.2010.11.185,
  - 36) "Monolithic pixel detectors in a deep submicron SOI process", Grzegorz Deptuch, Nuclear Instruments and Methods in Physics Research A623(2010)183\_185,
  - 37) "First Performance Evaluation of an X-Ray SOI Pixel Sensor for Imaging Spectroscopy and Intra-Pixel Trigger", Syukyo Gando Ryu, Takeshi Go Tsuru, Shinya Nakashima, Ayaki Takeda, Yasuo Arai, Toshinobu Miyoshi, Ryo Ichimiya, Yukiko Ikemoto, Hironori Matsumoto, Toshifumi Imamura, Takafumi Ohmoto, and Atsushi Iwata, IEEE Transactions on Nuclear Science, Vol. 58, No. 5, Oct. 2011, pp. 2528-2536, ISSN: 0018-9499, Digital Object Identifier: 10.1109/TNS.2011.2160970
  - 38) "Development of Cryogenic Readout Electronics for Far-Infrared Astronomical Focal Plane Array", Hirohisa NAGATA, Takehiko WADA, Hirokazu IKEDA, Yasuo ARAI, Morifumi OHNO, Koichi NAGASE, IEICE TRANSACTIONS on Communications, Vol. E94-B No.11, pp.2952-2960,2011,[http://search.ieice.org/bin/summary.php?id=e94-b\\_11\\_2952&category=B&year=2011&lang=E&abst=](http://search.ieice.org/bin/summary.php?id=e94-b_11_2952&category=B&year=2011&lang=E&abst=),
  - 39) "SOI detector developments", Y. Onuki, H. Katsurayama, Y. Ono, H. Yamamoto, Y. Arai, Y. Fujita, R.

- Ichimiya, Y. Ikegami, Y. Ikemoto, T. Kohriki, T. Miyoshi, K. Tauchi, S. Terada, T. Tsuboyama, Y. Unno, T. Uchida, K. Hara, K. Shinsho, A. Takeda, K. Hanagaki, T. G. Tsuru, S.G. Ryu, S. Nakashima, H. Matsumoto, R. Takashima, H. Ikeda, D. Kobayashi, T. Wada, T. Hatsui, T. Kudo, A. Taketani, K. Kobayashi, Y. Kirihera, S. Ono, M. Omodani, T. Kameshima, Y. Nagatomo, H. Kasai, N. Kuriyama, N. Miura, M. Okihara, The 20th Anniversary International Workshop on Vertex Detectors - VERTEX 2011, June 19 - 24, 2011, Rust, Lake Neusiedl, Austria, Proceedings of Science, PoS(Vertex 2011)043.
- 40) "SOI Pixel Technology", Y. Arai, The 8th international "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD-8), Dec. 5-8, 2011, Taipei, Invited Talk.
- 41) "Development of Low Power Cryogenic Readout Integrated Circuits Using Fully-Depleted-Silicon-on-Insulator CMOS Technology for Far-Infrared Image Sensors", T. Wada, H. Nagata, H. Ikeda, Y. Arai, M. Ohno and K. Nagase, Journal of Low Temperature Physics, ISSN: 0022-2291, 2012, DOI:10.1007/s10909-012-0461-6, <http://www.springerlink.com/content/j7306844556t5397/>,
- 42) "Development of an SOI analog front-end ASIC for X-ray charge coupled devices", Tetsuichi Kishishita, Goro Sato, Hirokazu Ikeda, Motohide Kokubun, Tadayuki Takahashi, Toshihiro Idehara, Hiroshi Tsunemi, Yasuo Arai, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, Volume 636, Issue 1, Supplement, 21 April 2011, Pages S143-S148.
- 43) "X-Ray Detector Activities in Japan", DOE Basic Energy Science Neutron and Photon Detector W.S., @Gaithersburg, Invited Talk, 2012.8.1, Yasuo Arai.
- 44) "Advanced Radiation Image Sensors with SOI Technology", Yasuo Arai, Sep. 25, 2012, IEEE Solid State Device and Materials, Kyoto, Invited Talk. Extended abstract, J-1-1, pp. 1107-1108.
- 45) "Progress of SOI Pixel Process", Y. Arai, International Workshop on Semiconductor Pixel Detectors for Particles and Imaging, September 3 – 7, 2012 in Inawashiro, Japan, Invited Talk.
- 46) "High-Resolution Monolithic Pixel Detectors in SOI Technology", Oral, T. MIYOSHI, Y. ARAI, I. M. AHMED, P. KAPUSTA, R. ICHIMIYA, Y. IKEMOTO, Y. FUJITA, K. TAUCHI, A. TAKEDA, International Workshop on Semiconductor Pixel Detectors for Particles and Imaging (PIXEL2012), Inawashiro, Japan.
- 47) "High Resolution X-ray Imaging Sensor with SOI Technology", poster, A. TAKEDA, Y. ARAI, T. MIYOSHI, M. OKIHARA, H. KASAI, N. MIURA, N. KURIYAMA, Y. NAGATOMO, International Workshop on Semiconductor Pixel Detectors for Particles and Imaging (PIXEL2012), Inawashiro, Japan.
- 48) "Development of the Pixel OR SOI Detector for High Energy Physics Experiments", Y. Ono, A. Ishikawa, Y. Arai, T. Tsuboyama, Y. Onuki, A. Iwata, T. Imamura, T. Ohmoto, International Workshop on Semiconductor Pixel Detectors for Particles and Imaging (PIXEL2012), Inawashiro, Japan. Nuclear Instruments & Methods in Physics Research A (2013), <http://dx.doi.org/10.1016/j.nima.2013.06.044i>.
- 49) "Design and Evaluation of a SOI Pixel Sensor for X-ray Trigger-driven Readout", Ayaki Takeda, Yasuo Arai, Syukyo Gando Ryu, Shinya Nakashima, Takeshi Go Tsuru, Toshifumi Imamura, Takafumi Ohmoto, and Atsushi Iwata, IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL PP, Issue 99, 2013. Digital Object Identifier: 10.1109/TNS.2012.2225072.
- 50) "Tests With Soft X-rays of an Improved Monolithic SOI Active Pixel Sensor", Ryu, S. G.; Tsuru, T. G.; Prigozhin, G.; Kissel, S.; Bautz, M.; LaMarr, B.; Nakashima, S.; Foster, R. F.; Takeda, A.; Arai, Y.; Imamura, T.; Ohmoto, T.; Iwata, A. Nuclear Science, IEEE Transactions on Volume:60, Issue: 1, Part: 2, Digital Object Identifier: 10.1109/TNS.2012.2231880, Publication Year: 2013 , Page(s): 465- 469
- 51) "X-Ray Detection Using SOI Monolithic Sensors at a Compact High-Brightness X-Ray Source Based on Inverse Compton Scattering", Oral, T. Miyoshi, Y. Arai, M. Fukuda, J. Haba, H. Hayano, Y. Honda, K. Sakaue, H. Shimizu, A. Takeda, J. Urakawa, K. Watanabe, 2012 IEEE Nuclear Science Symposium, Anaheim, CA, USA. Nov. 2012.
- 52) "Monolithic pixel detectors with 0.2 um FD-SOI pixel process technology", Oral, T. MIYOSHI, Y. ARAI, Y. IKEMOTO, Y. UNNO, Y. IKEGAMI, R. ICHIMIYA, Y. FUJITA, K. TAUCHI, T. TSUBOYAMA, A. TAKEDA, T. TSURU, S. NAKASHIMA, G. S. RYU, T. KOHRIKI, 13th Vienna Conference on Instrumentation (VCI2013), Vienna, Austria. Nuclear Instruments & Methods in Physics Research A (2013), <http://dx.doi.org/10.1016/j.nima.2013.06.029>.
- 53) Development of a built-in Analog-to-Digital Converter for a X-ray Astronomy Detector with the SOI CMOS Technology", S.Nakashima, S.G.Ryu. T.G.Tsuru, Y.Arai, A.Takeda, H.Nakajima, H.Tsunemi, J.P.Doty, T.Imamura, T.Ohmoto, T.Maeda, A.Iwata, 2011 IEEE Nuclear Science Symposium, Valencia, Spain, Conf. Rec., Nov. 2011.
- 54) Progress in Development of Monolithic Active Pixel Detector for X-ray Astronomy with SOI CMOS Technology", S.Nakashima, S.G.Ryu, T.G.Tsuru, A.Takeda, Y.Arai, T.Miyoshi, R.Ichimiya, Y.Ikemoto, T.Imamura, T.Ohmoto, A.Iwata, Physics Procedia, Vol. 37, 2012, pp.1373-1380, doi: j.phpro.2012.04.100
- 55) Development and characterization of the latest X-ray SOI pixel sensor for a future astronomical mission", S.Nakashima, S.G.Ryu, T.Tanaka, T.G.Tsuru, A.Takeda, Y.Arai, T.Imamura, T.Ohmoto, A.Iwata, Nuclear

[Japanese]

- 1) 新井康夫、「素粒子実験用時間計測 LSI の開発と応用」、Science & Technonews Tsukuba, No. 63, July, 2002, pp. 11-16.
- 2) 新井康夫、「SOI 技術による一体型ピクセル検出器の開発」、高エネルギーニュース、2007 年 6 月、第 26 卷 1 号、pp. 1-8.
- 3) 応用物理学会、放射線分科会会誌「放射線」、'SOI 技術による X 線ピクセル検出器の開発'、新井康夫、三好敏喜、一宮亮、小貴良行, Vol. 36, No. 4, Nov. 2010, pp. 179-188.
- 4) 日本物理学会誌、実験技術「SOI 技術を用いた放射線イメージセンサーの開発」, 2010, Vol. 65, No. 9, pp. 691-698.
- 5) 高輝度光子ヒーム源開発室ニュース, Vol. 6 (March 2011), 「SOI 技術を用いた新しいピクセルセンサー開発の最近の進展」、三好敏喜

## 5.5 EXTERNAL FUNDINGS

- 1) 平成 19-22 年度、科学技術振興機構 先端計測分析技術・機器開発事業（要素技術開発）、「SOI 技術による時間・空間 X 線イメージセンサー」
- 2) 平成 20-21 年度、日米科学技術協力事業(高エネルギー物理分野)、衝突実験用測定器の開発、「SOI 技術を用いた先進的ピクセルセンサーの開発」
- 3) 平成 18 年度-19 年度、科学研究費補助金 基盤研究(A)（一般） 研究代表者 坪山透、「SOI 技術を用いたピクセルセンサーの開発」
- 4) 平成 20 年度-22 年度、科学研究費補助金 基盤研究(B)（一般） 研究代表者 鶴 剛、「SOI 技術による低バックグラウンド・精密分光撮像・広帯域 X 線ピクセル検出器の開発」
- 5) 平成 21 年度～24 年度、科研費 基盤研究 (A)、「SOI 技術による高分解能・薄型ピクセル検出器の研究」、研究代表者 新井康夫。
- 6) 2012-2014 JST 先端計測分析技術・機器開発事業 開発成果の活用・普及促進 (SOI X 線イメージ装置の活用・普及促進)
- 7) 2013.7-2018.3, Grant-in-Aid for Scientific Research on Innovative Area, "Interdisciplinary research on quantum imaging opened with 3D semiconductor detector."

## 5.6 PATENTS

- 1) 「半導体装置及び半導体装置の製造方法」、特願 2010-52173、PCT/JP2011/055546(2011.3.9), US13/583,409 (02/21/2013)
- 2) 「半導体装置」、特願 2010-226717(2010.10.6)、特開 2012-80045(P2012-80045A)、公開日 2012.4.19
- 3) 「半導体装置」、特願 2010-196075 (出願日 2010/09/01、特開 2012-54421)
- 4) 「半導体装置及び半導体装置の製造方法」特願 2011-208180 (出願日 2011/09/22)
- 5) 「半導体装置およびその製造方法」特願 2013-4017(2013.1.11)
- 6) 「デジタル TDI 方式検出器」、特願 2012-242275 (2012.11.2)
- 7) 「半導体装置およびその製造方法」特願 2013-79859 (2013.4.5)

## 6. REFERENCES

- [i] SOIPIX collaboration. <http://rd.kek.jp/project/soi/>. Interdisciplinary research on quantum imaging opened with 3D semiconductor detector, <http://soipix.jp>.
- [ii] K. Morikawa, Y. Kajita, M. Mitarashi, OKI Technical Review, Issue 196, Vol. 70, No. 4, pp. 60-63, 2003.
- [iii] Y. Arai, et al., "Development of SOI Pixel Process Technology", Nucl. Instr. and Meth A. doi:10.1016/j.nima.2010.04.081. Vol. 636, Issue 1, Supplement, 21 2011, pp. S31-S36. SOI Pixel collaboration <http://soipix.jp>.
- [iv] A. Takeda, et al., "Design and Evaluation of a SOI Pixel Sensor for X-ray Trigger-driven Readout", IEEE Trans. on Nucl. Sci., Vol pp, Issue 99, 2013. Digital Object Identifier: 10.1109/TNS.2012.2225072.
- [v] T. Hatsui, "SOI Pixel Sensor Process", [http://www-ppd.fnal.gov/EPPOffice-W/Research\\_Techniques\\_Seminar/talks/Hatsui.pdf](http://www-ppd.fnal.gov/EPPOffice-W/Research_Techniques_Seminar/talks/Hatsui.pdf)
- [vi] Y. Ono, et al., "Development of the Pixel OR SOI Detector for High Energy Physics Experiments", Nucl. Instr. & Meth. A, (2013), <http://dx.doi.org/10.1016/j.nima.2013.06.044i>.
- [vii] S. Honda, K. Hara, M. Asano, T. Maeda, N. Tobita, Y. Arai, T. Miyoshi, M. Ohno, T. Hatsui, T. Tsuru, N. Miura, H. Kasai, M. Okihara, "Total Ionization Damage Effects in Double Silicon-on-Insulator Devices", IEEE Nucl. Sci. Symposium, Conference Record, N42-2.
- [viii] M. Motoyoshi, et al., "Stacked SOI Pixel Detector using Versatile Fine Pitch m-Bump Technology", IEEE Int. 3D System Integration Conf.2011 (3D-IC), 2012, Session 5-2