R&D Technology	Participating Institutes	Description/ Concept	Milestones	Future Activities
ChronoPix	University of Oregon Yale University Sarnoff Corporation	ChronoPix is a monolithic CMOS pixelated sensor with the ability to record up to two time stamps per pixel	April 2014: Device tests of prototype 2 inform the design of prototype 3 to be submitted to foundry	Improve S/N to at least 20 Further reduce pixel size from 25 $\mu m$ to eventually 15 $\mu m$ . Reduce inter-pixel and digital-to-analog circuit cross talk a
CMOS MAPS	IPHC Strasbourg DESY, Hamburg University of Bristol University of Frankfurt	The CMOS pixel sensor uses as a sensitive volume the 10-20 µm thin high-resistivity epitaxial Si-layer deposited on low resistivity substrate of commercial CMOS processed chips. The generated charge is kept in a thin epi-layer atop the low resistivity silicon bulk by potential wells that develop at the boundary and reaches an n-well collection diode by thermal diffusion.	upgrade 2018/19: production of CPS for the micro-	
DEPFET	University of Barcelona, Spain University of Bonn, Germany Heidelberg University, Germany Giessen University, Germany University of Göttingen KIT Karlsruhe, Germany IFJ PAN, Krakow, Poland MPI Munich MPG HLL Munich, Germany Charles University, Prague, Czech Republic IFIC, CSIC-UVEG, Valencia, Spain DESY, Hamburg, Germany IFCA, CSIC-UC, Santander, Spain	The DEPFET technology implements a single active element within the active pixel by integrating a p-MOS transistor in each pixel on the fully depleted, detector-grade bulk silicon. Additional n-implants near the transistor act as a trap for charge carriers created in the substrate (internal gate), so that they are collected beneath the transistor gate.	2014: Full-scale 75 µm thin Belle II ladder in beam test at DESY	Development of die-attach technology Full-scale test of all ASICs on ladder Integration of read-out and steering ASICs on pixel sensor  Production of Belle II vertex detector modules Tests of the last version of the DHP chips Engineering design for all-silicon module with petal geomet Detailed characterization of device response Design of ancillary ASICs, taking full responsibility for futur
FPCCD	KEK Shinshu University Tohoku University JAXA, Japan Aerospace Exploration Agency	Fine Pixel CCD sensors have pixel sizes of 5 $\mu m$ and a fully depleted epitaxial layer with a thickness of 15 $\mu m$ .	Fabrication of real size (12.3 mm x 62.4 mm) sensors with 50 µm total thickness Neutron irradiation of a small (6 mm x 6 mm) FPCCD sensor Construction of a prototype cooling system and demonstration of cooling between - 40°C and +15°C	Characterization of FPCCD sensors including beam tests and radiation damage studies Development of FPCCD sensors with a pixel size of 5 µm Construction of prototype ladders for the inner layers of a vertex detector Development of readout electronics downstream of ASICs Development of larger FPCCD sensors and prototype ladders for outer layers Development of readout electronics with a small footprint Construction of a real size engineering prototype and cooling test
3D Pixels	Brown University Cornell University Fermilab Northern Illinois University SLAC University of Illinois Chicago	3D technology allows very fine pitch (4 µm) integration of sensors with multiple layers of electronics, allows interconnection oto both the top and bottom of devices, and provides techniques for low mass, thinned devices.	Completed multi-year effort to demonstrate commercial 3D technology, consisting of 0.13 µm CMOS interconnected with Direct Oxide bonding technology and access using TSV.  Received readout wafers with thickness of 25 µm, processed with TSV and DBI to connect to 3D electronics  Currently working on active edge demonstrator devices	Apply concepts to x-ray imaging devices Re-start ILC developments pending renewed funding
SOI	KEK University of Tsukuba Tohoku University Osaka University	In the Silicon-On-Insulator (SOI) technology the sensing and processing functionalities are separated in different layers; the sensing is provided by a high-resistive substrate connected through an insulating layer with the processing layer.		Sep 2014: Complete architecture study for the ILC pixel detector Mar 2015: Design and fabrication of first test chip for the ILC Dec 2015: Beam test of the chip
CLICPix	CERN Spanish Network for Future Linear Colliders University of Liverpool Institute of Space Science, Bucharest University of Bristol	A detector concept is based on hybrid planar pixel-detector technology. It comprises fast, low-power and small-pitch readout ASICs implemented in 65 nm CMOS technology. The target thickness for both the sensor and readout layers is only 50 mm each. Slim-edge sensor designs are under study and TSV technology is foreseen for vertical interconnection.		Development of hybrid pixel readout ASIC with 25 µm pitch, analog readout, time stamping and power pulsing functionality, implemented in 65 nm CMOS technology  Development of ultra-thin (50 µm) planar pixel sensors, as well as active sensors with capacitive coupling  Low-mass fine-pitch interconnects between sensor and ASIC  Through-silicon-via technology for powering, configuration and readout of the ASIC  Low-mass powering infrastructure, including power-pulsing with local energy storage  Low-mass carbon fiber supports  Detector cooling based on forced air flow  Concepts for mechanical integration and detector assembly Detector layout optimization studies