## DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING ST JOSEPH ENGINEERING COLLEGE, MANGALURU-28 ASSIGNMENT

Semester: VII A & B Date of Issue: 22/12/2020

Subject: Advanced Computer Architecture Date of Submission: 09/01/2021

Subject Code: 17CS72 Max. Marks: 10

## **Instructions:**

The cover page should bear all required details of the course and the student.

- The assignment must be handwritten and a scanned copy of the same must be uploaded in the google classroom.
- The scan should be neat and has to be a single document.
- The scanned document should be named with your complete USN in capitals.
- The hard copy will be collected when you return back to classes.
- Evaluation will be done based on the soft copy (scanned) submitted on or before the deadline.

Q.NO	Question	TLO	со	Bloom's Level
1	Identify the three generations of the computers.  Explain	4.1	4	Apply (Level 2)
2	Write a note on compound vector processing.	4.1	4	Apply (Level 2)
3	Explain the concept of pipenet and its implementation with a neat diagram	4.2	4	Apply (Level 2)
4	What are the implementation models of SIMD? Explain them.	4.2	4	Apply (Level 2)
5	With a neat diagram explain the message driven processor architecture.	4.2	4	Apply (Level 2)
6	With a neat diagram explain the architecture of connection machine CM-2	5.1	5	Apply (Level 2)
7	With a neat diagram explain MasPar MP-1 architecture	5.2	5	Apply (Level 2)
8	Explain testing algorithm for dependence testing	5.2	5	Apply (Level 2)

1) Identify the 3 generations of the computers. Explain. - First Generation: Caltech's Casmic Cube, was the first of the first generation multi-computers. The Intel iPSC/1, Ameter S/14. and neuselio were various evolution of the original Cosmic Cube. For eg, the iPSC/1 used i80286 processors with 512 Kbytes of local memory per rade. Lach rade was implemented on a single printed - circuit board with 8 1/0 port. Seen 1/0 ports were used to form a 7-D hypocube. The eight port was used for an othernet connection from each nade to the host. Vector hardware was added on a separate board attached to each processing note board. Or one could use the 2nd board to hold extended local momory. The host used in the iPSC/1 was an Intel 310 microprocessor Al 1/0 must be done through the host. Present & Future Development: The second and third generations of multi-computers are introduced below. The Intel Paragon is presented as a case study. Most recent advances in high-penformance computing are discussed. The Second Generation: A major improvement of the 2nd gen included the use of bother processors, such as i386 in the iPSQ2 & 1860 in the iPSC/860 & in the Delta. The nCUBE/2 implemented 64 custom-designed VLSI processors on a single PC board. The monory per node was also increased to 10 times that of the first generation. N

Most importantly, handware - supported routing, such as wormhole routing, reduced the communication lateral significantly from 6000 Us to less than SUS. In fact, the lating for remote & local communication became almost the same, independent of the number of hops between any 2 nates. The Third Generation: These designs laid the foundation for the current generation not multicomputers. Cather had the Mesaic C project designed to use VLSI - implemented nodes, each containing a 14- MIPS processor, 20-Mbytes/s routing channels & 16 Kbytes of RAM integrated on a single chip. The full size of the Mosic was targeted to have a total of 16,384 notes organized in a 3-D mesh architecture. MET built the J- machine which it planned to extend to a 65k - node multicompute with VLSI node interconneted by a 3D mesh notwork. We will study the J- machine experience. The Jmachine planned to use message - chiven processors to reduce the message handling over head to less than I us. Lach processor chip would contain a 512 Kbit DRAM, a 32-bit processor, a floating-point unit, and a communication controller. The communication latency in systems was later reduced to a few us using high-speed links & sophisticated communication protocols. The significant reduction of overhand in communication & synchronization would permit the execution of most shorter disks with grain sizes of

5 µs per processor in the J-machine, as apposed to excurring tasks of 100 µs in the iPsc/1. This implies that concurrency may innerse from 10°2 in the iPsc/1 to 10°5 in the J-machine. Write a note on compound rector processing.

A compound vector function (QVF) is defined as a composite function of vector operations convened from a looping structure of linkered Scalar operations. Typical operations appearing in these CVFs include ! lood, store, multiply, divide, logical and stricting vector operations. We use "slash" to represent the divide operations. All rector operations are defined on a component - wise basis unless otherwise specified. The purpose of studying CVF is to explore apportunities for concurrent processing of linked vector operations. The numbers of arailable vector registers & functional pipelines impose some limitations on how many CVFs can he executed simultaneously. Voctor pipelining & chaining are an integral part of all rector processors. Concurrent procesing of several vector arithmete, logic, shift and memory - access operations require the chaining of multiple pipelines in a linear cascade. Vector loops or strip mining: When a vector has a length greater that of the vector registers, segmentation of the long vector into fixed - length segments is necessary. This technique has been called strip-mining. One vector segment is processed at a time. In the case of Cray computers, the vector segment length is


of exments Until all the rector elements in each segment are processed, the vector register cannot be assigned to another vector operation. Strip - mining is restricted by the number of available vector registers and so it vector change.


functional Units Independence: In order for vector operators to be linked, they must follow a linear data flow pattern, and all functional pipeline units employed must be independent of each other. The same unit cannot be assigned to execut more than one instruction in the same chain. Furthermore, rectir registers must be lived up as interfaces between functional pipelines. The successive output rests of a pipeline unit are for into a vector register, one element per excle. This vector register is then used as an input register for the next pipeline und in the chain. With the requirement of continuous data flow in the successive pipelines, the interface registers must be able to pass one vector per excle between adjust pipelines.

3) Liplain the concept of pipent and its implementation with a neat diagram.

- Repetine Net (Report): A piperet has programmable connectivity. It
is constructed from interconnecting multiple functional pipelines through
a buffered crossbar networks which are themselves pipelined. A
two-level pipeline architecture is seen in a pipeline net. The law
level corresponds to pipelining within each functional unit. The
level corresponds to pipelining of PPs through the BCNs. The set
higher level is the pipelining of PPs through the BCNs. The set
of functional pipelines should be able to handle important vector

arithmetic, lagic, shifting and musking operations. Lach FP; is pipelined with Ki stages. The output terminals of each BON are buffered with programmable delays. BONI is used to establish the dynamic connections between the register file and the FPs. BCN2 sets up the dynamic connections among the FPs. Setup of the Pipenet: Fig shows how to connect from a program graph to a pipenel Whenever a CVI is to be evaluated, the crossbar retworks are programmed to set up a connectivity pattern among the FB that matches the data flaw pottern in the CVF. The program graph represents the data flow pottern in a given cvt. Nodes on the graph correspond to motor operators, & edges show the data dependence, with delays properly labeled among the greators. The prog graph in fig corne sports to the fell CVF. £(I) = [A(I) × B(I) × C(I)]/[B(I) × C(I) × [C(I)) + D(I)]] for I =1,2,..., n. This CVF has & input vectors A(3), B(3), C(2) & O(2) & one output vector E(2) which demand 5 monory-Access operations. In addition, there are I weter arithmetic operations AND THE MANY A(2) B(3) C(3) D(3) A(z) B(z) C(z) O(z)(b) The pipenet (a) Program graph.






(d) A generalized pipenet model


Six FPs are employed to implement the 1 vector operations because the product vector B(3)× ((3)), once generated, can be used in both the denominator of the numerator. We assume 2. 4 of 6 pipeline stages in the ADD, MPY of DIV onto respectively. Two noncompute delays are being inserted, each with a class delays, along a of the Co

connecting paths. The purpose is to equalize all the path delays from the input and to the output and. The connections among the FPs & the 2 inserted delays are shown in fig. for a crossbar connected vector processor. The feedback connections are identified by numbers. The delays are set up in the appropriate buffers at the output terminals identified as 4 & 5. Usually, these at the output terminals identified as 4 & 5. Usually, these fulfers allow a range of delays to be set up at the time the presences are scheduled.

What are the implementation models of SIMD? Captain them.

Distributed - Memory model: Spatial parallelism is cuplorted among the PEs in an sIMD computer. A distributed - memory SIMD computer consists of an array of PEs which are controlled by the same consists of an array of PEs which are controlled by the same array control unit. Program & data are loaded into the control memory through the host computer.





can be achinel through skewing without conflicts. The alignment network must be properly set to avoid access conflicts. Most SIMD computers were built with distributed With a next diagram explain the message driven processor architecture. Prefetch 36 des Lexternal 6 4 > 10 Interface D 12 DRAM RAZU AAU
C 6US 36 Memory g bus A bus Network Notwork input Notwork 6x15 Routers output (c) Schematic block diagram The MDP created a tosk to handle each atriving message. Missages carrying these tasks drave each computation. MDP was a generalpurpose. Mulliprocessor computing nodo that provided the communication, synchronization & global naming mechanisms required to officiently support fine- grain, concurrent programming madels. The grain size was as small as 8-word objects or 20-instruction tosks. As we have seen, fine-grain prog typically execute from 10 to 100 instructions between communication & synchronization actions. MDP chips provided inexpensive processing nodes with phrakeful VLSS commodity parts to construct the Jellybran Machine


port, six two-way network ports, & a diagnostic port. The memory port provided a direct interface to upto in words of LCC DRAM, consisting of 11 multiplexed address lines, a 12- bit data bus, & 3 control signals. Prototype J- Mochines used 3 IMX4 State - column DRAMS to form a 4 chip processing node with 262, 144 words of memory. The DRAMS cycled 3 times to access a 36-bit data word 4 a fourth fine to check or update the Ecc check bits. The network ports connected MDPs together in a 3D mesh network. Each of the 6 ports corresponded to one of the six cordinal dire 4 consisted of 9 data & 6 control lines. Lach port connected directly to the apposite part on an adjacent MDP. The diagnostic port could issue supervisory commands & read & ante MOP memory from a conside processor. Using this port, a host could read or write MDP memory from a console MDPs oddress grace as well as reset, interrupt, halt or single step the processor. With a neat diagram explain the architecture of connection modine (M-2. Pregram Execution Paradigm: All programs stated execution on a front - end, which issued micro instructions to the back - end processing array when data-parallel operations were desired. The sequener broke down these microinstructions & broadcast them to all data processors in the array. Data gets & results could be exchanged between the front-and (10)

and the processing army in one of 3 ways: broadcasting, global combining & scalar memory bus as in fig. Broadcasting was carried out through the broadcast bus to all data processors at once:

Global combining allowed the front-end to obtain the sum,

largest value, logical OR, ctc, of values, one from each processor.

Front to Front-end computer



The Processing Paray: The cm-2 was a back-end machine for data-parallel computation. The processing array contained from 4k to 64k bit-slice data-processors all of which were controlled

by a squeroes as shown in hig. The sequences decades microinstructions from the front-ord and broadeast nancins tructions processors in the army. All processors could access their memories simultaneous. All processors executed the brandoust instructions in a lockstop manner The processors exchanged data among themselves in parallel through the router, NEWS girds or a scanning mechanism. These network elements were also connected to 310 interfaces. A mass storage subsystem, called the data routh, was connected the 310 for stoing upto 60 Gbytes of data. neat diagram explain MasPar MP-1 architecture. X Window Console Disk Array Array Control Unit User - defined Optiona) High-P.E Array Sped 1/0 Devices Standard 1/0 Ethernet. High- Speed Graphics. System Block Diagram.

The Martor MP-1: The MP-1 auchitedore consisted of 4 sobsystems: the PE array, the array control unit (ACU), a UNIX subsystem with standard 1/0 & a highspood 1/0 sabsystem as depicted in tg. The UNIX Subsystem handled fraditional serial processing. The high-spord 1/0, working together with the PE array, hardled massively parallel computing. The MP-1 family included configurations with 1024, 4096 & upto 16,384 processors. The peak performance of the 1614- processor configuration was 26,000 MIPS in 32-bit RISC integer operations. The system also had a prate floating -point apability of 1-5 Gifleps in single-precision & 650 MPlops in double-precision operations. Array Control Unit: The ACU was a 14-MIPS Scalar RISC processor using a demand - paging instruction memory. The ACU fetched & decoded MP-1 instr, computed addresses & solar data values, issued control signals to the PE array & monitored the States of the PL array. Like the sequences in M-2, the ACU was microcoded to achieve horizontal control of the PE array. Most scalar ACU instructions executed in one 10-ns clock. The whole ACU was implemented on one PC board. An implemented functional unit, called a menoy machine, was used in parallel with the ACU. The memory machine performed ME array load & store operations, while the ACV broaderst arithmetic, - logic & routing instructions to the PEs for parallel execution.

Explain testing algorithm for dependence testing. The following procedure is for depondence testing based on a partitioning approach, which can isolate unrelated indices & localize the computation invoked & thus is easier to implement. (1) Partition the subscripts into separable & minimal coupled groups using the foll alg: Subscript Partitioning Algorithm (Goff, Kennedy, and Beng, 1991) Input: A pair of m-dimensional array references containing subscripts Si,... Sm enclosed in n loops with Output: A set of portitions Pi...Pi, n'sn, each containing a separable or minimal coupled group. For each i, 15i5n Do Pi (- {Si} Endfor For each index Ii, 15isn Do K { Inone } For each remaining partition P; Do if 35, 6 B; such that Si contains Ii, then if K = {none} then else Px < Px UP; Discord Ps Endit

(2) Label cach subscript as IV, SIV or MIV.

(3) for each separable subscript, apply the appropriate single subscript lest (21V, SIV, MIV) based on the complexity of the subscript. This will produce independence or direction vectors for the indices occurring in the subscript.

(4) for each coupled group, apply a multiple subscript test to produce a set of direction vectors for the indices accurring within that group.

(5) If any fest yields independence, no dependences exist.

(6) Otherwise merge all the direction vectors computed in the previous steps into a single set of direction vectors for the 2 references.