{"payload":{"header_redesign_enabled":false,"results":[{"id":"696659645","archived":false,"color":"#6E4C13","followers":2,"has_funding_file":false,"hl_name":"jsxzs/5-Stage-Pipeline-RISC-V-CPU","hl_trunc_description":"Project of Hardware System, CS, HUST, 2022 Fall","language":"Assembly","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":696659645,"name":"5-Stage-Pipeline-RISC-V-CPU","owner_id":89619385,"owner_login":"jsxzs","updated_at":"2023-10-13T08:52:44.179Z","has_issues":true}},"sponsorable":false,"topics":["cpu","assembly","risc-v","computer-organization"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajsxzs%252F5-Stage-Pipeline-RISC-V-CPU%2B%2Blanguage%253AAssembly","metadata":null,"csrf_tokens":{"/jsxzs/5-Stage-Pipeline-RISC-V-CPU/star":{"post":"DPuFjX2Qyk3fJZHbusqQMIP9mgPgc4-9DMFjWMd_4bTlmZ1GqXyQIwFVetYpPY9SF2Dz9haAsi6olyOGkZ4H2A"},"/jsxzs/5-Stage-Pipeline-RISC-V-CPU/unstar":{"post":"a1SL30t-Ab34fSIdytmjmsD5o6NipShS9Awm6ECFtmrGtKjdSFs8_oaVEVEEFETp7ldRxyvttD6VyU_f45GwDA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"JvVov-isWC7MpJcbfRiLLv-Lj1tFV82ne5qpJncRJPSEYKAtKTabAigzWLi-YqI2c0R3j7-EE-HZO9-UhWbMXA"}}},"title":"Repository search results"}