

BELOW IS A CHART SHOWING WHEN THE 1-DESIGNATOR AND THE 3 BITS OF THE FUNCTION CODE IS SENT TO THE VR MODULE (VIA THE AM) FOR THESE INSTRUCTIONS 50-4, 6, 60, 2, 4, 6, 100-133.



- S REGISTER SOURCE PATH TRANSLATION -0 - NO SCALAR ENTRY
 - 1 ENTER SI WITH CONSTANT
 - 2 ENTER SI FROM LOCAL MEMORY
- 4 ENTER SI FROM FLOATING ADD UNIT
- 5 ENTER SI FROM FLOATING MULTIPLY UNIT
- 6 ENTER SI FROM VECTOR LOGICAL



S REGISTER TAG DELAY CHAIN