

BELOW IS A CHART SHOWING WHEN THE i-DESIGNATOR AND THE 3 BITS OF THE FUNCTION CODE ARE SENT TO THE AR MODULE FOR THESE INSTRUCTIONS 2, 20-7, 40-4, 6.

	CP13	CP8		CP5		CP4	CP2		
	22, 23	2	46	20, 1	44	24	25	26, 7 40-3	
OEA	X	X	X	X	X	X	X	X	2 ⁰
OEB	X	X	X	X	X	X	X	X	2 ¹
OEC	X	X	X	X	X	X	X	X	2 ²
OED	1	1	0	0	0	1	1	0	2 ⁰
OEE	0	0	1	1	1	1	0	0	2 ¹
OEF	1	1	0	1	0	0	0	1	2 ²



i-DESIG

AR
FUNCTION
CODE

Delay chain how long it takes to do instruction.

A REGISTER SOURCE PATH TRANSLATION - 0 - NO ENTRY
1 - L DATA
2 - LOCAL MEMORY DATA
3 - S REGISTER DATA

4 - CONSTANT DATA
5 - AM MODULE DATA
6 - ADDER DATA
7 - NOT USED



NOTE #1: THE THREE BIT SOURCE CODE IS SENT OUT FOR ALL INSTRUCTIONS CP1 OF THE INSTRUCTION INDICATES THE K DESIGNATOR. CP2 OF THE INSTRUCTION INDICATES THE J DESIGNATOR.

A REGISTER CONTROL (JA MODULE)

A REGISTER TAG DELAY CHAIN

B-2138B
C0001C0213