Table of Contents

	I	-	Input & Output Drawn Path Times 1
	II	-	Internal Drawn Path Times
	III	-	Stub Lines
	IV	-	Short's and Shortj's
	V	-	Shortl's
	VI	-	42.5 Ohm Termination 4
	VII	-	MRN and Temp Evaluation 4
	VIII	***	Register and Storage Chip Padding 4
	IX	_	Ground Jumpers 5
	X	-	ZZZ Clock Stack Jumper Fields 5
	XI	-	Production Modules 5
	XII	_	Module to Module Paths 5
	XIII	-	Original and Reconstructed Boolean 5
	XIV	-	Module Descriptions 5
	XV		Changes; Wiring, Electrical, Mechanical 5
	XVI	-	Artwork Checklist 5
	XVII	-	Build Prints 5
	XVIII	-	Short2's 6
	XIX	-	180/120 Terminations 6
	XX	_	
	XXI	***	Package Delays
	XXII		Path Times Between Modules
	XXIII	_	Reading the Comp File
	XXIV		Comments in Definition Diskettes
	$\Delta \nabla T \Lambda$	-	CONTRETES THE DETTILITION DISPECTED