

COMPUTER ORGANIZATION AND DE

The Hardware/Software Interface



Chapter 5

Large and Fast: Exploiting Memory Hierarchy

Principle of Locality

- Programs access a small proportion of their address space at any time
- Temporal locality
 - Items accessed recently are likely to be accessed again soon
 - e.g., instructions in a loop, induction variables
- Spatial locality
 - Items near those accessed recently are likely to be accessed soon
 - E.g., sequential instruction access, array data




Taking Advantage of Locality

- Memory hierarchy
- Store everything on disk
- Copy recently accessed (and nearby)
 items from disk to smaller DRAM memory
 - Main memory
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
 - Cache memory attached to CPU



Memory Hierarchy Levels



- Block (aka line): unit of copying
 - May be multiple words
- If accessed data is present in upper level
 - Hit: access satisfied by upper level
 - Hit ratio: hits/accesses

Data is transferred If accessed data is absent

- Miss: block copied from lower level
 - Time taken: miss penalty
 - Miss ratio: misses/accesses
 - = 1 hit ratio
- Then accessed data supplied from upper level




Memory Technology

- Static RAM (SRAM)
 - 0.5ns 2.5ns, \$2000 \$5000 per GB
- Dynamic RAM (DRAM)
 - 50ns 70ns, \$20 \$75 per GB
- Magnetic disk
 - 5ms 20ms, \$0.20 \$2 per GB
- Ideal memory
 - Access time of SRAM
 - Capacity and cost/GB of disk



DRAM Technology

- Data stored as a charge in a capacitor
 - Single transistor used to access the charge
 - Must periodically be refreshed
 - Read contents and write back
 - Performed on a DRAM "row"






Advanced DRAM Organization

- Bits in a DRAM are organized as a rectangular array
 - DRAM accesses an entire row
 - Burst mode: supply successive words from a row with reduced latency
- Double data rate (DDR) DRAM
 - Transfer on rising and falling clock edges
- Quad data rate (QDR) DRAM
 - Separate DDR inputs and outputs



DRAM Generations

Year	Capacity	\$/GB
1980	64Kbit	\$1500000
1983	256Kbit	\$500000
1985	1Mbit	\$200000
1989	4Mbit	\$50000
1992	16Mbit	\$15000
1996	64Mbit	\$10000
1998	128Mbit	\$4000
2000	256Mbit	\$1000
2004	512Mbit	\$250
2007	1Gbit	\$50






Increasing Memory Bandwidth

- Use DRAMs for main memory
 - Fixed width (e.g., 1 word)
 - Connected by fixed-width clocked bus
 - Bus clock is typically slower than CPU clock
- Example cache block read
 - 1 bus cycle for address transfer
 - 15 bus cycles per DRAM access (1 word per access)
 - 1 bus cycle per data transfer (1 word per transfer)
- For 4-word block, 1-word-wide DRAM
 - Miss penalty = $1 + 4 \times 15 + 4 \times 1 = 65$ bus cycles
 - Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle



Increasing Memory Bandwidth



a. One-wordwide memory Miss penalty = $1 + 15 + 4 \times 1 = 20$ bus cycles

Bandwidth = 16 bytes / 20 cycles = 0.8 B/cycle

Flash Storage

- Nonvolatile semiconductor storage
 - 100x 1000x faster than disk
 - Smaller, lower power, more robust
 - But more \$/GB (between disk and DRAM)







Flash Types


- NOR flash: bit cell like a NOR gate
 - Random read/write access
 - Used for instruction memory in embedded systems
- NAND flash: bit cell like a NAND gate
 - Denser (bits/area), but block-at-a-time access
 - Cheaper per GB
 - Used for USB keys, media storage, ...
- Flash bits wears out after 1000's of accesses
 - Not suitable for direct RAM or disk replacement
 - Wear leveling: remap data to less used blocks



Disk Storage

Nonvolatile, rotating magnetic storage







Disk Sectors and Access

- Each sector records
 - Sector ID
 - Data (512 bytes, 4096 bytes proposed)
 - Error correcting code (ECC)
 - Used to hide defects and recording errors
 - Synchronization fields and gaps
- Access to a sector involves
 - Queuing delay if other accesses are pending
 - Seek: move the heads
 - Rotational latency
 - Data transfer
 - Controller overhead



Disk Access Example

Given

- 512B sector, 15,000rpm, 4ms average seek time, 100MB/s transfer rate, 0.2ms controller overhead, idle disk
- Average read time
 - 4ms seek time
 - $+ \frac{1}{2} / (15,000/60) = 2$ ms rotational latency
 - + 512 / 100 MB/s = 0.005 ms transfer time
 - + 0.2ms controller delay
 - = 6.2 ms
- If actual average seek time is 1ms
 - Average read time = 3.2ms



Disk Performance Issues

- Manufacturers quote average seek time
 - Based on all possible seeks
 - Locality and OS scheduling lead to smaller actual average seek times
- Smart disk controller allocate physical sectors on disk
 - Present logical sector interface to host
 - SCSI, ATA, SATA
- Disk drives include caches
 - Prefetch sectors in anticipation of access
 - Avoid seek and rotational delay



Cache Memory

- Cache memory
 - The level of the memory hierarchy closest to the CPU
- Given accesses X₁, ..., X_{n-1}, X_n

X ₄
X ₁
X _{n-2}
X _{n-1}
X ₂
X ₃

X ₄ X ₁
X_1
X _{n-2}
X _{n-1}
X ₂
X _n
X ₃

- How do we know if the data is present?
- Where do we look?

b. After the reference to X_n






a. Before the reference to X_n

Direct Mapped Cache

- Location determined by address
- Direct mapped: only one choice
 - (Block address) modulo (#Blocks in cache)



- #Blocks is a power of 2
- Use low-order address bits



Tags and Valid Bits

- How do we know which particular block is stored in a cache location?
 - Store block address as well as the data
 - Actually, only need the high-order bits
 - Called the tag
- What if there is no data in a location?
 - Valid bit: 1 = present, 0 = not present
 - Initially 0



Direct Mapped Cache Example

- 8-blocks, 1 word/block, direct mapped
- Initial state

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		



Direct Mapped Cache - Example a (Miss)

Block add	r
------------------	---

Memory request	Decimal address of reference	Binary address of reference	Hit or miss in cache	Assigned cache block
а	22	10110	Miss	10110 mod 8 = 110
b	26	11010	Miss	11010 mod 8 = 010
С	18	10010	Miss	10110 mod 8 = 010
b	26	11010	Miss	11010 mod 8 = 010
а	22	10110	Hit	10110 mod 8 = 110

Index	٧	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	Υ	10	а
111	N		

b (Miss)

c (Miss)

		D (M	<u>ISS</u>
Ind	٧	Ta	ag	ı

a	(H	it)	
			-


Inde x	٧	Tag	Data
000	N		
001	N		
010	Υ	11	b
011	N		
100	N		
101	N		
110	Υ	10	а
111	N		R

Ind ex	٧	Tag	Data
000	N		
001	N		
010	Υ	10	С
011	N		
100	N		
101	N		
110	Υ	10	а
111	N		

		_ ` _	
Ind ex	V	Tag	Data
000	N		
001	N		
010	Υ	11	b
011	N		
100	N		
101	N		
110	Υ	10	а
111	N		

Ind ex	٧	Tag	Data				
000	N						
001	N						
010	Υ	11	b				
011	N						
100	N						
101	N						
110	Υ	10	a				
111	N						

Address Subdivision






Analysis of Tag Bits and Index Bits

- Assume the 32-bit byte address, a directed-mapped cache of size 2^n blocks with 2^m -word (2^{m+2} -byte) blocks
 - Tag field: 32 (n+m+2) bits
 - Cache size: $2^n \times (2^m \times 32 + (32 n m 2) + 1)$ (bits)

Ex. Bits in a cache



- How many total bits are required for a directed-mapped cache with 16KB of data and 4-word blocks, assuming a 32-bit address?
 - 16KB = 2¹⁴ Bytes
 - Number of blocks = $2^{14}/16 = 2^{10}$ blocks
 - Tag field = 32 (4 + 10) = 18
 - Total size = $2^{10} \times (4 \times 32 + 18 + 1) = 147$ Kbits



Example

- 64 blocks, 16 bytes/block
 - To what block number does address 1200 map?
- Block address = [1200/16] = 75
- Block number = 75 modulo 64 = 11 (which consists of addresses ranging from 1200 to 1215)

31		10	9	4	3	0
	Tag		Index	(Offs	set
	22 bits		6 bits		4 b	its



Block Size Considerations

- Larger blocks should reduce miss rate
 - Take advantage of spatial locality
- But in a fixed-sized cache
 - Larger blocks ⇒ fewer of them
 - More competition ⇒ increased miss rate
 - Larger blocks ⇒ pollution
- Larger miss penalty
 - Can override benefit of reduced miss rate
 - Early restart and critical-word-first can help



Hits vs. Misses

Read hits

this is what we want!

Read misses

 Stall CPU, fetch block from memory, deliver to cache, restart

Write hits

- update data both in cache and memory (write-through)
- update data only in cache (write-back to memory later)
- write the data in cache and a buffer (write buffer)

Write misses

read the block into the cache, then write the word



Cache Misses

- On cache read hit, CPU proceeds normally
- On cache read miss
 - Stall the CPU pipeline
 - Fetch block from next level of hierarchy
 - Instruction cache miss
 - Restart instruction fetch
 - Data cache miss
 - Complete data access



Cache read miss

- Handling a miss on instruction access
 - Send the original PC value (current PC-4) to the memory
 - Instruct main memory to perform a read and wait for the memory to complete its access.
 - Write the cache entry: putting the data from memory in the data portion of the entry, writing the upper bits of the address into the tag field, and turning the valid bit on.
 - Restart the instruction execution at the first step, which will refetch the instruction, then finding it in the cache.
- Handling a miss on data access
 - The control is identical to above: we simply stall the processor until the memory responds with the data.



Write-Through

- On data-write hit, if just update the block in cache
 - cache and memory would be inconsistent
- Write through: also update memory
- But makes writes take longer
 - e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles
 - Effective CPI = 1 + 0.1×100 = 11
- Solution: write buffer
 - Holds data waiting to be written to memory
 - CPU continues immediately
 - Only stalls on write if write buffer is already full



Write-Back

- Alternative: On data-write hit, just update the block in cache
 - Keep track of whether each block is dirty
 - Write a dirty block back to memory only when it is replaced.



Write Allocation

- What should happen on a write miss?
- For write-through cache Write allocate
 - Allocate on miss: fetch the block and write it.
 - Write around: don't fetch the block. Update the block in memory but not put it in cache.
 - Since programs often write a whole block before reading it (e.g., initialization)

No write allocate

- For write-back cache
 - Usually fetch the block




Example: Intrinsity FastMATH

- Embedded MIPS processor
 - 12-stage pipeline
 - Instruction and data access on each cycle
- Split cache: separate I-cache and D-cache
 - Each 16KB: 256 blocks × 16 words/block
 - D-cache: write-through or write-back
- SPEC2000 miss rates
 - I-cache: 0.4%
 - D-cache: 11.4%
 - Weighted average: 3.2%



Example: Intrinsity FastMATH





Measuring Cache Performance

- Components of CPU time
 - Program execution cycles
 - Includes cache hit time
 - Memory stall cycles
 - Mainly from cache misses
- With simplifying assumptions:

Memory stall cycles

$$= \frac{Instructions}{Program} \times \frac{Misses}{Instruction} \times Miss penalty$$



Cache Performance Example

Ex.1 Given

- I-cache miss rate = 2%
- D-cache miss rate = 4%
- Miss penalty = 100 cycles
- Base CPI (ideal cache) = 2
- Load & stores are 36% of instructions
- Miss cycles per instruction
 - I-cache: $0.02 \times 100 = 2$
 - D-cache: $0.36 \times 0.04 \times 100 = 1.44$
- Actual CPI = 2 + 2 + 1.44 = 5.44
- CPU_time_{stall} / CPU_time_{nostall}
 - = I ×CPI_{stall} ×cycle_time / I ×CPI_{nostall} ×cycle_time
 - $= CPI_{stall}/CPI_{nostall} = 5.44/2 = 2.72$ times faster



Cache Performance Examples

- **Ex.2** What happens if the processor is made twofold faster by reducing CPI from 2 to 1, but the memory system is not?
 - (1+3.44)/1 = 4.44
- **Ex.3** Double clock rate, the time to handle a cache miss does not change. How much faster will the computer be with the same miss rate?
 - Miss cycle/inst = $(2\% \times 200) + 36\% \times (4\% \times 200) = 6.88$
 - Performance_{fast} /performance_{slow} = execution_time_{slow}/execution_tim_{fast} = IC ×CPI_{slow} ×cycle_time/IC ×CPI_{fast} ×(cycle_time/2) = 5.44/(8.88 ×0.5) = 1.23



Average Access Time

- Hit time is also important for performance
- Average memory access time (AMAT)
 - AMAT = Hit time + Miss rate × Miss penalty
- Example
 - CPU with 1ns clock, hit time = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5%
 - \blacksquare AMAT = 1 + 0.05 × 20 = 2ns
 - 2 cycles per instruction



Performance Summary

- When CPU performance increased
 - Miss penalty becomes more significant
- Decreasing base CPI
 - Greater proportion of time spent on memory stalls
- Increasing clock rate
 - Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance




Associative Caches

- Fully associative
 - Allow a given block to go in any cache entry
 - Requires all entries to be searched at once
 - Comparator per entry (expensive)
- n-way set associative
 - Each set contains n entries
 - Block number determines which set
 - (Block number) modulo (#Sets in cache)
 - Search all entries in a given set at once
 - n comparators (less expensive)



Associative Cache Example





Spectrum of Associativity

For a cache with 8 entries

m-way set associative: m blocks per set

One-way set associative (direct mapped)

Block	Tag	Data
0		
1		
2		
3		
4		
5		
6		
7		

Two-way set associative

Set	Tag	Data	Tag	Data
0				
1				
2				
3				

Four-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								

Eight-way set associative (fully associative)

Tag	Data														



Associativity Example

Compare 4-block caches with LRU

- Direct mapped, 2-way set associative, fully associative
- Block access sequence: 0, 8, 0, 6, 8
- Least recently used (LRU): the block replaced is the one that has been unused for the longest time

Direct mapped

_	
Block address	Cache block
0	0 mod 4 = 0
6	6 mod 4 = 2
8	8 mod 4 = 0

Block	Cache	Hit/miss	Ca	Cache content after access			
address	index		0	1	2	3	
0	0	miss	Mem[0]				
8	0	miss	Mem[8]				
0	0	miss	Mem[0]				
6	2	miss	Mem[0]		Mem[6]		
8	0	miss	Mem[8]		Mem[6]		



Associativity Example

2-way set associative

Block address	Cache block
0	0 mod 2 = 0
6	6 mod 2 = 0
8	8 mod 2 = 0

Block	Cache	Hit/miss	Cache content after access			
address	index		Se	t 0	Set 1	
0	0	miss	Mem[0]			
8	0	miss	Mem[0]	Mem[8]		
0	0	hit	Mem[0]	Mem[8]		
6	0	miss	Mem[0]	Mem[6]		
8	0	miss	Mem[8]	Mem[6]		

Fully associative

Block	Hit/miss	Cache content after access			
address					
0	miss	Mem[0]			
8	miss	Mem[0]	Mem[8]		
0	hit	Mem[0]	Mem[8]		
6	miss	Mem[0]	Mem[8]	Mem[6]	
8	hit	Mem[0]	Mem[8]	Mem[6]	


How Much Associativity

- Increased associativity decreases miss rate
- Simulation of a system with 64KB
 D-cache, 16-word blocks, SPEC2000

data miss rate
10.3%
8.6%
8.3%
8.1%



Set Associative Cache Organization





Size of Tags versus Set Associativity

Ex. Assume a cache of 4K blocks, a four-word block size, and a 32-bit address, find total number of tag bits for direct mapped, 2-way, 4-way, and full associative caches.

Direct mapped:

```
byte/block:16 (4 bits), #set: 4k (12 bits),
```

: tag bits =
$$32 - 16 = 16$$
 and $16 \times 4K = 64$ K bits

Two-way set associative:

```
byte/block:16 (4 bits), \#set: 4K/2 = 2K (11 bits),
```

: tag bits =
$$32 - 15 = 17$$
 and $17 \times 2K \times 2 = 68$ K bits

Four-way set associative:

```
byte/block:16 (4 bits), \#set: 4K/4 = 1K, (10 bits),
```

: tag bits =
$$32 - 14 = 18$$
 and $18 \times 1K \times 4 = 72$ K bits

- Full associative: byte/block:16 (4 bits), #set: 1 (0 bits),
 - : tag bits = 32 4 = 28 and $28 \times 1 \times 4K = 112$ K bits



Replacement Policy

- Direct mapped: no choice
- Set associative
 - Prefer non-valid entry, if there is one
 - Otherwise, choose among entries in the set
- Least-recently used (LRU)
 - Choose the one unused for the longest time
 - Simple for 2-way, manageable for 4-way, too hard beyond that
- Random
 - Gives approximately the same performance as LRU for high associativity



Multilevel Caches


- Primary cache attached to CPU
 - Small, but fast
- Level-2 cache services misses from primary cache
 - Larger, slower, but still faster than main memory
- Main memory services L-2 cache misses
- Some high-end systems include L-3 cache




Multilevel Cache Example

Given

- CPU base CPI = 1, clock rate = 4GHz
- Miss rate/instruction = 2%
- Main memory access time = 100ns
- With just primary cache
 - Miss penalty = 100ns/0.25ns = 400 cycles
 - Effective CPI = $1 + 0.02 \times 400 = 9$







Example (cont.)

2% L2 5ns = 20 cycles 0.5%

MM | 100ns = 400 cycles

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty = 5ns/0.25ns = 20 cycles
- Primary miss with L-2 miss
 - Extra penalty = 400 cycles
- $POI = 1 + 0.02 \times 20 + 0.005 \times 400 = 3.4$
- Performance ratio = 9/3.4 = 2.6



Multilevel Cache Considerations

- Primary cache
 - Focus on minimal hit time
- L-2 cache
 - Focus on low miss rate to avoid main memory access
 - Hit time has less overall impact
- Results
 - L-1 cache usually smaller than a single cache
 - L-1 block size smaller than L-2 block size




Interactions with Advanced CPUs


- Out-of-order CPUs can execute instructions during cache miss
 - Pending store stays in load/store unit
 - Dependent instructions wait in reservation stations
 - Independent instructions continue
- Effect of miss depends on program data flow
 - Much harder to analysis
 - Use system simulation




Cache Complexity

- Misses depend on memory access patterns
 - Algorithm behavior
 - Compiler optimization for memory access









Virtual Memory

- Use main memory as a "cache" for secondary (disk) storage
 - Managed jointly by CPU hardware and the operating system (OS)
- Programs share main memory
 - Each gets a private virtual address space holding its frequently used code and data
 - Protected from other programs
- CPU and OS translate virtual addresses to physical addresses
 - VM "block" is called a page
 - VM translation "miss" is called a page fault



Address Translation

Fixed-size pages (e.g., 4K)



Page Fault Penalty

- On page fault, the page must be fetched from disk
 - Takes millions of clock cycles
 - Handled by OS code (through Exception)
- Try to minimize page fault rate
 - Fully associative placement
 - Smart replacement algorithms




Page Tables

- Stores placement information (for address translation)
 - Array of page table entries, indexed by virtual page number
 - Page table register in CPU points to page table in physical memory
- If page is present in memory
 - PTE stores the physical page number
 - Plus other status bits (referenced, dirty, ...)
- If page is not present in memory
 - PTE can refer to location in swap space on disk




Translation Using a Page Table





Mapping Pages to Storage





Question

With a 32-bit virtual address, 4KB pages, and 4 bytes per page table entry. What's the total page table size?

Number of page table entries = $2^{32}/2^{12} = 2^{20}$

Size of page table = $2^{20} \times 4$ bytes = 4MB



Replacement and Writes

- To reduce page fault rate, prefer leastrecently used (LRU) replacement
 - Reference bit (aka use bit) in PTE set to 1 on access to page
 - Periodically cleared to 0 by OS
 - A page with reference bit = 0 has not been used recently
- Disk writes take millions of cycles
 - Block at once, not individual locations
 - Write through is impractical
 - Use write-back
 - Dirty bit in PTE set when page is written




Fast Translation Using a TLB

- Address translation would appear to require extra memory references
 - One to access the PTE
 - Then the actual memory access
- But access to page tables has good locality
 - So use a fast cache of PTEs within the CPU
 - Called a Translation Look-aside Buffer (TLB)
 - Typical: 16–512 PTEs, 0.5–1 cycle for hit, 10–100 cycles for miss, 0.01%–1% miss rate
 - Misses could be handled by hardware or software



Fast Translation Using a TLB



Is it possible that "TLB hit but Page table miss (page fault)"?

TLB Misses

- If page is in memory
 - Load the PTE from memory and retry
 - Could be handled in hardware
 - Can get complex for more complicated page table structures
 - Or in software
 - Raise a special exception, with optimized handler
- If page is not in memory (page fault)
 - OS handles fetching the page and updating the page table
 - Then restart the faulting instruction



TLB Miss Handler

- TLB miss indicates
 - Page present in MM, but PTE not in TLB
 - Page not preset in MM
- Must recognize TLB miss before destination register overwritten
 - Raise exception
- Handler copies PTE from memory to TLB
 - Then restarts instruction
 - If page not present, page fault will occur




Page Fault Handler

- Use faulting virtual address to find PTE
- Locate page on disk
- Choose page to replace
 - If dirty, write to disk first
- Read page into memory and update page table
- Make process runnable again
 - Restart from faulting instruction



TLB and Cache Interaction



Cache tag: physical or virtual address?

- If cache tag uses physical address
 - Need to translate before cache lookup → slow
- Alternative: uses virtual address tag
 - Take TLB out of critical path, reducing cache latency.
 - Complications due to aliasing
 - Two virtual addresses for the same physical page.
 - data on such a page may be cached on two cache locations
 - Besides, since all the processes have the same virtual address space, OS typically needs to flush cache when doing context switching (if virtual address tag is used)



Memory Protection

- Different tasks can share parts of their virtual address spaces
 - But need to protect against errant access
 - Requires OS assistance
- Hardware support for OS protection
 - Privileged supervisor mode (aka kernel mode)
 - Privileged instructions
 - Page tables and other state information only accessible in supervisor mode
 - System call exception (e.g., syscall in MIPS)



The Memory Hierarchy

The BIG Picture

- Common principles apply at all levels of the memory hierarchy
 - Based on notions of caching
- At each level in the hierarchy
 - Block placement
 - Finding a block
 - Replacement on a miss
 - Write policy



Block Placement

- Determined by associativity
 - Direct mapped (1-way associative)
 - One choice for placement
 - n-way set associative
 - n choices within a set
 - Fully associative
 - Any location
- Higher associativity reduces miss rate
 - Increases complexity, cost, and access time



Finding a Block

Associativity	Location method	Tag comparisons
Direct mapped	Index	1
n-way set associative	Set index, then search entries within the set	n
Fully associative	Search all entries	#entries
	Full lookup table	0

Hardware caches

- Reduce comparisons to reduce cost
- Virtual memory
 - Full table lookup makes full associativity feasible
 - Benefit in reduced miss rate



Replacement

- Choice of entry to replace on a miss
 - Least recently used (LRU)
 - Complex and costly hardware for high associativity
 - Random
 - Close to LRU, easier to implement
- Virtual memory
 - LRU approximation with hardware support



Write Policy

- Write-through
 - Update both upper and lower levels
 - Simplifies replacement, but may require write buffer
- Write-back
 - Update upper level only
 - Update lower level when block is replaced
 - Need to keep more state
- Virtual memory
 - Only write-back is feasible, given disk write latency



Sources of Misses

- Compulsory misses (aka cold start misses)
 - First access to a block
- Capacity misses
 - Due to finite cache size
 - A replaced block is later accessed again
- Conflict misses (aka collision misses)
 - In a non-fully associative cache
 - Due to competition for entries in a set
 - Would not occur in a fully associative cache of the same total size



Cache Design Trade-offs

Design change	Effect on miss rate	Negative performance effect
Increase cache size	Decrease capacity misses	May increase access time
Increase associativity	Decrease conflict misses	May increase access time
Increase block size	Decrease compulsory misses	Increases miss penalty. For very large block size, may increase miss rate due to pollution and less number of blocks.



TLB, Page Table and Cache

 The possible combinations of events in the TLB, virtual memory system, and physically indexed (tagged) cache.

TLB	Page table	Cache	Possible ? If so, under what circumstance ?
Hit	Hit	Miss	Possible
Miss	Hit	Hit	Possible
Miss	Hit	Miss	Possible
Miss	Miss	Miss	Possible
Hit	Miss	Miss	Impossible
Hit	Miss	Hit	Impossible
Miss	Miss	Hit	Impossible



Miss Penalty Reduction

- Return requested word first
 - Then back-fill rest of block
- Non-blocking miss processing
 - Hit under miss: allow hits to proceed
 - Miss under miss: allow multiple outstanding misses
- Hardware prefetch: instructions and data
- Opteron X4: bank interleaved L1 D-cache
 - Two concurrent accesses per cycle



Virtual Machines

- Host computer emulates guest operating system and machine resources (Guest OS may be different from host OS)
 - Improved isolation of multiple guests
 - Avoids security and reliability problems
 - Aids sharing of resources
- Virtualization has some performance impact
 - Feasible with modern high-performance comptuers
- Examples
 - VMWare
 - Microsoft Virtual PC



Virtual Machine Monitor

- Map virtual resources to physical resources
 - Memory, I/O devices, CPUs
- Handle real I/O devices
 - Emulates generic virtual I/O devices for guest
- Example: Timer Virtualization
 - In native machine, on timer interrupt
 - OS suspends current process, handles interrupt, selects and resumes next process
 - With Virtual Machine Monitor
 - VMM suspends current VM, handles interrupt, selects and resumes next VM
 - If a VM requires timer interrupts
 - VMM emulates a virtual timer interrupt for VM when physical timer interrupt occurs




Instruction Set Support

- User and System modes
- Privileged instructions only available in system mode
 - Trap to system if executed in user mode
- All physical resources only accessible using privileged instructions
 - Including page tables, interrupt controls, I/O registers




Cache Control

- Example cache characteristics
 - Direct-mapped, write-back, write allocate
 - Block size: 4 words (16 bytes)
 - Cache size: 16 KB (1024 blocks)
 - 32-bit byte addresses
 - Valid bit and dirty bit per block
 - Blocking cache
 - CPU waits until access is complete






Interface Signals






Finite State Machines

- Use an FSM to sequence control steps
- Set of states, transition on each clock edge
 - State values are binary encoded
 - Current state stored in a register
 - Next state
 = f_n (current state, current inputs)
- Control output signals $= f_o$ (current state)





Cache Controller FSM





Cache Coherence Problem

- Suppose two CPU cores share a physical address space
 - Write-through caches

Time step	Event	CPU A's cache	CPU B's cache	Memory
0				0
1	CPU A reads X	0		0
2	CPU B reads X	0	0	0
3	CPU A writes 1 to X	1	0	1



Coherence Defined

- Informally: Reads return most recently written value
- Formally:
 - P writes X; P reads X (no intervening writes)
 - ⇒ read returns written value
 - P₁ writes X; P₂ reads X (sufficiently later)
 - ⇒ read returns written value
 - c.f. CPU B reading X after step 3 in example
 - P₁ writes X, P₂ writes X

Write serialization*

- ⇒ all processors see writes in the same order-
 - End up with the same final value for X



Cache Coherence Protocols

- Operations performed by caches in multiprocessors
 - Migration of data to local caches
 - Reduces bandwidth for shared memory
 - Replication of read-shared data
 - Reduces contention for access
 - Migration and replication are critical to performance, but give rise to coherence issue
- Snooping protocols
 - Each cache monitors bus reads/writes
- Directory-based protocols
 - Caches and memory record sharing status of blocks in a directory



Invalidating Snooping Protocols

- Cache gets exclusive access to a block when it is to be written write invalidate protocol
 - Broadcasts an invalidate message on the bus
 - Subsequent read in another cache misses
 - Owning cache supplies updated value

CPU activity	Bus activity	CPU A's cache	CPU B's cache	Memory
				0
CPU A reads X	Cache miss for X	0		0
CPU B reads X	Cache miss for X	0	0	0
CPU A writes 1 to X	Invalidate for X	1		0
CPU B read X	Cache miss for X	1	1	1



Memory Consistency

- When are writes seen by other processors
 - "Seen" means a read returns the written value
 - Can't be instantaneously
- Assumptions
 - A write completes only when all processors have seen it
 - A processor does not reorder writes with other accesses
- Consequence
 - P writes X then writes Y
 ⇒ all processors that see new Y also see new X
 - Processors can reorder reads, but not writes



Multilevel On-Chip Caches

Characteristic	ARM Cortex-A8	Intel Nehalem	
L1 cache organization	Split instruction and data caches	Split instruction and data caches	
L1 cache size	32 KiB each for instructions/data	32 KiB each for instructions/data per core	
L1 cache associativity	4-way (I), 4-way (D) set associative	4-way (I), 8-way (D) set associative	
L1 replacement	Random	Approximated LRU	
L1 block size	64 bytes	64 bytes	
L1 write policy	Write-back, Write-allocate(?)	Write-back, No-write-allocate	
L1 hit time (load-use)	1 clock cycle	4 clock cycles, pipelined	
L2 cache organization	Unified (instruction and data)	Unified (instruction and data) per core	
L2 cache size	128 KiB to 1 MiB	256 KiB (0.25 MiB)	
L2 cache associativity	8-way set associative	8-way set associative	
L2 replacement	Random(?)	Approximated LRU	
L2 block size	64 bytes	64 bytes	
L2 write policy	Write-back, Write-allocate (?)	Write-back, Write-allocate	
L2 hit time	11 clock cycles	10 clock cycles	
L3 cache organization	-	Unified (instruction and data)	
L3 cache size	-	8 MiB, shared	
L3 cache associativity	-	16-way set associative	
L3 replacement	-	Approximated LRU	
L3 block size	-	64 bytes	
L3 write policy	-	Write-back, Write-allocate	
L3 hit time	-	35 clock cycles	



2-Level TLB Organization

Characteristic	ARM Cortex-A8	Intel Core i7
Virtual address	32 bits	48 bits
Physical address	32 bits	44 bits
Page size	Variable: 4, 16, 64 KiB, 1, 16 MiB	Variable: 4 KiB, 2/4 MiB
TLB organization	1 TLB for instructions and 1 TLB for data	1 TLB for instructions and 1 TLB for data per core
	Both TLBs are fully associative, with 32 entries, round robin replacement	Both L1 TLBs are four-way set associative, LRU replacement
	TLB misses handled in hardware	L1 I-TLB has 128 entries for small pages, 7 per thread for large pages
		L1 D-TLB has 64 entries for small pages, 32 for large pages
		The L2 TLB is four-way set associative, LRU replacement
		The L2 TLB has 512 entries
		TLB misses handled in hardware



Supporting Multiple Issue

- Both have multi-banked caches that allow multiple accesses per cycle assuming no bank conflicts
- Core i7 cache optimizations
 - Return requested word first
 - Non-blocking cache
 - Hit under miss
 - Miss under miss
 - Data prefetching



Pitfalls

- Byte vs. word addressing
 - Example: 32-byte direct-mapped cache, 4-byte blocks
 - Byte 36 maps to block 1
 - Word 36 maps to block 4
- Ignoring memory system effects when writing or generating code
 - Example: iterating over rows vs. columns of arrays
 - Large strides result in poor locality
- In multiprocessor with shared L2 or L3 cache
 - Less associativity than cores results in conflict misses
 - More cores ⇒ need to increase associativity



Pitfalls

- Using AMAT to evaluate performance of out-oforder processors
 - Ignores effect of non-blocked accesses
 - Instead, evaluate performance by simulation
- Extending address range using segments
 - E.g., Intel 80286
 - But a segment is not always big enough
 - Makes address arithmetic complicated
- Implementing a VMM on an ISA not designed for virtualization
 - E.g., non-privileged instructions accessing hardware resources
 - Either extend ISA, or require guest OS not to use problematic instructions

Concluding Remarks

- Fast memories are small, large memories are slow
 - We really want fast, large memories
 - Caching gives this illusion ©
- Principle of locality
 - Programs use a small part of their memory space frequently
- Memory hierarchy
- Memory system design is critical for multiprocessors

