Computer Organization

1. The input fields of each pipeline register:

IF/ID: {instr, PC_add1}


ID/EX: {ReadData1, ReadData2, signextend, PC_add1_id, ALUOP, RegDst,
MemtoReg, RegWrite, ALUSrc, Branch, MemWrite, MemRead, instr_id[20:0]}

EX/MEM: {PC_add2, ALUResult, ReadData2_ex, zero, w2, MemtoReg_ex,

RegWrite_ex, Branch_ex, MemRead_ex, MemWrite_ex}

MEM/WB: {ALUResult_mem, DM_ReadData, w2_mem, MemtoReg_mem, RegWrite_mem}

A. Architecture Diagram



2. Compared with lab4, the extra modules:

Pipe_Reg: the register for storing each stage

Pipe_CPU: combine all modules together

3. Explain your control signals in sixth cycle (both test patterns CO_P5_test_data1 and CO_P5_test_data2 are needed):

Picture:

CO_P5_test_data1		CO_P5_test_data2	
Name	Value	Name	Value
> W handle[31:0]	XXXXXXXX	> W handle[31:0]	XXXXXXXX
> 😽 count[31:0]	0000006	> 😽 count[31:0]	00000006
> instr_op_i [5:0]	00	> 👹 instr_op_i[5:0]	23
> M ALUOp_o[2:0]	2	> M ALUOp_o[2:0]	0
ALUSrc_o	0	ALUSrc_o	1
RegWrite_o	1	☐ RegWrite_o	0
> M RegDst_o[1:0]	1	> Mr RegDst_o[1:0]	0
> MemtoReg_o[1:0]	0	> MemtoReg_o[1:0]	0
₩ Jump_o	0	₩ Jump_o	0
☐ Branch_o	0	☐ Branch_o	0
BranchType_o	0	BranchType_o	0
₩ MemWrite_o	0		1
MemRead_o	0	MemRead_o	0
¼ RegWrite_o1	1	¼ RegWrite_o1	0
> W ALUOp_o1[2:0]	2	> W ALUOp_o1[2:0]	0
¼ ALUSrc_o1	0	¼ ALUSrc_o1	1
> W RegDst_o1[1:0]	1	> RegDst_o1[1:0]	0
> W MemtoReg_o1[1:0]	0	> W MemtoReg_o1[1:0]	0
¼ Jump_o1	0	¼ Jump_o1	0
¼ Branch_o1	0	↓ Branch_o1	0
↓ BranchType_o1	0	↓ BranchType_o1	0
¼ MemWrite_o1	0	¼ MemWrite_o1	1
			< >

4. Problems you met and solutions:

I should remember the wire name that I created. I have debugged for the names for several hours and Vivado is a terrible tool that it won't tell me where I made a mistake on a wrong name. Next time, I should write on VScode and simulate on Vivado.

5. Summary:

This lab is a nightmare for me. Although this is the last homework for this class, I feel that I 'm unfamiliar with Vivado. But in the better part, the coding homeworks let me learn more about how a computer works and be more organized.