

4-12 ~ 4-15

HDL Models of Comb Ckts Behavioral Modeling Writing a Simple Testbench

Logic Simulation

J.J. Shann


-34



HDL Models of Combinational Ckts

- Module:
- * 1 module per file (.v) w/ the same name
- the basic building block for modeling hardware w/ the Verilog HDL
- Modeling styles of a module:
 - gate-level modeling: use instantiations of predefined and userdefined primitive gates
 - > describes a ckt by specifying its gates and how they are connected w/ each other
 - dataflow modeling: use continuous assignment statements w/ the keyword assign
 - is used mostly for describing the Boolean equations of combinational logic
 - behavioral modeling: use procedural assignment statements w/ the keyword always
 - is used to describe *combinational* and *sequential* ckts at a higher level of abstraction

J.J. Shann HDL-35



* The output(s) of a A. Gate-Level Modeling primitive is always listed first in the port list, followed by the inputs. Gate-level modeling: – Provides a texture description of a *schematic diagram*. A ckt is specified by its *logic gates* and *their interconnections*. • Predefined primitives of *gates* in Verilog: 12 8 digital logic primitive gates: and, nand, or, nor, xor, nxor, not, buf *n*-input 1-output primitives 1-input *n*-output primitives (can drive multiple output lines) (can have any # of scalar inputs) 4 three-state type primitive gates: p.HDL-47 bufif1, bufif0, notif1, notif0 * The logic of each gate is based on a 4-valued system: 0, 1, x (unknown), z (high impedance) IDL-37



4-Valued System

- 0
- **1**
- **x**: unknown
 - An unknown value is assigned during simulation when the logic value of a signal is ambiguous (can not be determined whether its value is 0 or 1).
- **z**: high impedance
 - occurs at the *output of three-state gates that are not* enabled or if a wire is inadvertently left unconnected.
- E.g.: 4-valued logic truth tables (p.208, Table 4.9)

J.J. Shann HDL-38

-38




4-Valued Logic Truth Tables

E.g.: 4-valued logic truth tables (p.208, Table 4.9)

Truth Table for Predefined Primitive Gates

0 1	or	0 1	1 :
0 0	0	0	η :
0 1	1	1 1	
0 1	not	input	output
0 1		0	1
1 0		1	0
	0 0 0 1 0 1	0 0 1 1 not	0 0 0 1 1 1 1 1 0 1 0 1 0 1 0 1 0 0



```
module decoder_2x4_gates (D, A, B, enable);
                                               output [0:3] D;
                                                          A. B:
                                               input
                                                          enable:
                                               input
                                               wire
                                                          A_not, B_not, enable_not;
                                               not
  vector:
                                                G1 (A_not, A),
                                               G2 (B_not, B),

a multiple-bit width identifier

                                               G3 (enable_not, enable);
                                               nand
    _ e.g.s:
                                                G4 (D[0], A_not, B_not, enable_not),
                                                G5 (D[1], A not, B, enable not),
           output [0: 3] D;
                                                G6 (D[2], A, B_not, enable_not),
                                               G7 (D[3], A, B, enable_not);
                     [7: 0] SUM;
                                             endmodule
    includes within "[]" 2 numbers separated w/ a ":"
        The 1st number listed is always the MSB of the vector.
        The individual bits are specified within [], D[2].
        > may address parts (contiguous bits) of vectors, SUM[2: 0].
wire: for internal connections
  The output is always listed first in the port list of a
   primitive, followed by the inputs.
                                                              J.J. Shann HDL-41
```



Design Methodologies of Digital Circuits

- 2 basic design methodologies: hierarchical
 - bottom-up design: the building blocks are first identified and then combined to build the top-level block
 - ▶ E.g.:

```
Half adder (HA): add two bits, 1 XOR gate + 1 AND gate \Rightarrow Full adder (FA): add three bits, 2 HAs + 1 OR gate \Rightarrow n-bit ripple-carry adder (RCA): add 2 n-bit numbers, n FAs
```

- top-down design: the top-level block is defined and then the subblocks necessary to build the top-level block are identified
 - E.g.: n-bit ripple-carry adder (RCA) $\Rightarrow n$ full adders (FAs)

 Full adder $\Rightarrow 2$ half adders (HAs) + 1 OR gate

 Half adder $\Rightarrow 1$ XOR gate + 1 AND gate

 J.J. Shann HDL-42

42

HDL Example 4.2: Ripple-Carry Adder ■ HDL Example 4.2: 4-bit Ripple-Carry Adder — gate-level description // Description of half adder _ bottom-up //module half_adder (S, C, x, y); hierarchical // output S, C; description: // input x, y; $HA \rightarrow FA \rightarrow RCA$ // Alternative Verilog 2005 syntax: HA: Fig 4.5(b) module half_adder (output S, C, input x, y); // Instantiate primitive gates **xor** (S, x, y); and (C, x, y); $S = x \oplus v$ endmodule C = xyJ.J. Shann HDL-43

```
Half adder
                                             Half adder
                                                       (x \oplus y) \oplus z
                                                                 (x \oplus y) z + xy
   _ FA: Fig 4.8
                             // Description of full adder
                             //module full adder (S, C, x, y, z);
                             // output S, C;
HA module
                             // input
                                         x, y, z;
module half_adder (output S, C,
                             // alternative Verilog 2005 syntax:
                 input x, y);
 xor (S, x, y);
                             module full_adder (output S, C, input x, y, z);
 and (C, x, y);
                                wire
                                            S1, C1, C2;
endmodule
                             // Instantiate half adders
                                half_adder HA1 (S1, C1, x, y);
                                half_adder HA2 (S, C2, S1, z);
                                or G1 (C, C2, C1);
                             endmodule
```

```
c_4 s_3 // Description of 4-bit adder (see Fig 4-9)
      4-bit RCA:
                      // module ripple_carry_4_bit_adder ( Sum, C4, A, B, C0);
      Fig 4.9
                      // output [3: 0] Sum;
                      // output
                                        C4;
                      // input [3:0] A, B;
                      // input
FA module
                      // Alternative Verilog 2005 syntax:
nodule full_adder (output S, C,
                      module ripple_carry_4_bit_adder ( output [3: 0] Sum,
       S1, C1, C2;
                         output C4, input [3:0] A, B, input C0);
 half_adder HA1 (S1, C1, x, y);
 half_adder HA2 (S, C2, S1, z);
                         wire
                                      C1, C2, C3;
                                                          // Intermediate carries
 or G1 (C, C2, C1);
                      // Instantiate chain of full adders
                         full_adder FA0 (Sum[0], C1, A[0], B[0], C0),
                                      FA1 (Sum[1], C2, A[1], B[1], C1),
                                      FA2 (Sum[2], C3, A[2], B[2], C2),
                                      FA3 (Sum[3], C4, A[3], B[3], C3);
                      endmodule
```



- Module declarations cannot be nested.
 - A module definition (declaration) cannot be placed within another module declaration.
 - ⇒ A module definition **cannot** be inserted into the text b/t the module and endmodule keywords of another module.
- Modules can be instantiated within other modules.
 - Creates a *hierarchical* decomposition of a design.
 - \Rightarrow structural description
- * One module per file (.v) & w/ the same name.


J.J. Shann HDL-46

-46



Three-State Gates

- Three-state gate:
 - has a control input that can place the gate into a high-impedance state (z).
- Types of three-state gates: 4
 - bufif1bufif0
- in out




bufif1

bufif0


- notif1
- notif0
- in out


notif1



notif0

J.J. Shann HDL-47







nets: a class of data types

- represent connections b/t hardware elements
- e.g.s: wire, wor, wand, tri, supply1, supply0

wired-OR power supply (1)
wired-AND ground (0)

If an identifier is used, but not declared, the language specifies that it will be interpreted (by default) as a wire.

J.J. Shann HDL-50

=50




B. Dataflow Modeling

	Bitwise	Logical
AND	&	&&
OR		
NOT	~	!

Dataflow modeling:

- uses a number of operators that act on binary operands to produce a binary result.
- Commonly used Verilog HDL operators: p.222, Table 4.10

J.J. Shann HDL-51



Symbol	Operation	Symbol	Operation		•	
+	binary addition					
_	binary subtraction				Bitwise	Logical
&	bitwise AND	&&	logical AND			
	bitwise OR		logical OR	AND	&	&&
٨	bitwise XOR			OR		Ш
~	bitwise NOT	!	logical NOT	NOT		- "
==	equality			NOT	~	!
>	greater than					
<	less than					
{}	concatenation					
?:	conditional					
bitwise operators: operate bit by bit on a pair of vector						
operands to produce a vector result						
E.g.: \sim (1010) is (0101) * If the operands are <i>scalar</i> , the results of						
_	logical operator	s:	bitwise and log identical; if the	-		
E.g.: !(1010) is 0 result will not			-			
— concatenation operator: {}, append multiple operands						
— conditional operator: ?:, acts like a multiplexer						
condition? true-expression: false-expression J.J. Shann HDL-53						



* If the operands are scalar, the results will be identical; if the operands are vectors, the result will not necessarily match.

	Bitwise	Logical
AND	&	&&
OR		
NOT	?	!

Example: A = 1010, B = 0000

- -A has the Boolean value 1, B has Boolean value 0.
- Results of other operations with these values:


-57



Dataflow Modeling of Comb. Logic


- Dataflow modeling of combinational logic:
 - Describes combinational ckts by their *function* rather than by their gate structure
 - uses *continuous assignments* and the keyword **assign**.
 - E.g.: a 2-to-1-line MUX w/ scalar data inputs A and B, select input S, and output Y


assign Y = (A && S) || (B && !S);




	Bitwise	Logical
AND	&	&&
OR		
NOT	~	!

J.J. Shann HDL-58





=60



```
HDL Example 4.6: 2-to-1 MUX (Dataflow)
    HDL Example 4.6: (Dataflow) 2-to-1 MUX
                       // Verilog 2001, 2005 syntax
                        module mux_2x1_df(m_out, A, B, select);
В
                                   m out;
                         output
                -m out
      MUX
                                   A, B;
                         input
                         input
                                   select;
        S
                         assign m out = (select)? A : B;
                        endmodule
        — conditional operator: ?:
            condition? true-expression: false-expression
                                                   J.J. Shann HDL-62
```



C. Behavioral Modeling

* reg data type: retains its value until a new value is assigned

- **Behavioral** modeling:
 - represents digital ckts at a *functional* and *algorithmic* level
 - is used mostly to describe *sequential* ckts, but can also be used to describe *combinational* ckts.
 - use keyword always, followed by an optional event control expression and a list of procedural assignment statements.

always @ (event control expression) begin //procedural assignment statements

end

specifies when the statements will execute

- The procedural assignment statements inside the always block are executed every time there is a change in <u>any</u> of the variables listed after the @ symbol. separated by keyword or or ","
- * The target output of the procedural assignment statement must be **reg** data type.


 J.J. Shann HDL-63

-63



- if-else conditional statement
- case statement: case ... endcase
 - a multiway conditional branch construct
 - The case items have an implied priority because the list is evaluated from top to bottom.

J.J. Shann HDL-64



HDL Example 4.8: 4-to-1 Line MUX (Behavioral) // Verilog 2001, 2005 syntax ■ HDL Example 4.7: module mux 4x1 beh (Behavioral) 4-to-1 (output reg m out, Line MUX input in 0, in 1, in 2, in 3, input [1:0] select Behavioral description of 4-to-1 line MUX **always** @(in_0, in_1, in_2, in_3, select) case (select) in 0 - 4×1 2^{\prime} b00; m out = in 0; in_1 • m out in 2 2'b01: \m out = in 1; ² multiplexer in 3 2'b10: / m out = in 2;2'b11' m_out = in_3; endcase case items, have implied select endmodule priority (top to bottom)



case Construct

- case statement: case ... endcase
 - a multiway conditional branch construct
 - The case items have an implied priority because the list is evaluated from top to bottom.
- default: the last item in the list of case items, for unlisted case items
- 2 important variations of case construct:
 - casex: don't-cares any bits of the case expression or the case item that have logic value x or z
 - casez: don't-cares only the logic value z


x: unknown

z: high-impendence

J.J. Shann HDL-67


-67






- Numbers can be specified in *binary*, *octal*, *decimal*, or *hexadecimal* (bases 2, 8, 10, 16):
 - Underscores (_) in numbers are ignored and can be helpful in breaking long numbers into more readable chunks.
- Format for declaring constants: N'Bvalue
 - N: the size in bits, leading zeros are inserted to reach this size
 - > optional, but better give the size explicitly.
 - > If the size is not specified, the system assumes that it is the word length of the host simulator or at least 32 bits.
 - B: the letter indicating the base
 - b for binary, 'o for octal, 'd for decimal, and 'h for hexadecimal
 - > If the base is omitted, it defaults to decimal.
 - value: gives the value

J.J. Shann 1-68








D. Writing a Simple Test Bench

- Test bench:
 - is an HDL program used for describing and applying a stimulus to an HDL model of a ckt in order to test it and observe its response during simulation.
 - Write stimuli that will test a ckt thoroughly, exercising all of the operating features that are specified.
 - can be complex and lengthy and may take longer to develop than the design that is tested.
 - The results of a test are only as good as the test bench that is used to test a ckt.





-71



(a) Providing Input Stimulus

- Statements used by a test bench to provide a stimulus to the ckt being tested:
 - initial statement: executes only once
 - > starting from simulation time 0, and may continue w/ any operations that are delayed by a given number of time units, as specified by the symbol #.
 - always statement: executes repeatedly in a loop
 - specify how the associated statement is to execute (the event control expression)

always @ (event control expression) begin //procedural assignment statements end

J.J. Shann HDL-72

```
Example:
                          Initial
                            begin
     stimulus
               A B
                               A = 0; B = 0;
     (t=0)
               0
                   0
                               #10 A = 1;
     (t = 10)
               1 0
                               #20 A = 0; B = 1;
     (t = 30)
               0 1
• Example:
                           Initial
     stimulus
                D
                            begin
     (t=0)
               000
                               D = 3'b000;
     (t = 10)
               001
                              repeat (7)
                              #10 D = D + 3'b001;
     (t = 70)
               111
   - repeat: specifies a looping statement
                                                 J.J. Shann HDL-73
```

```
Example:

generate periodic clock pulse (period = 10 time units)

10 time units

always
begin
clock = 1; #5; clock = 0; #5;
end
```



(b) Displaying Output Response to the Stimulus

- The response of the stimulus generated by the initial and always blocks will appear:
 - in text format as standard output &
 - as waveforms (timing diagrams) in simulators having graphical output capability
- Numerical outputs are displayed by using Verilog system tasks.
- Verilog system tasks:
 - are built-in system functions that are recognized by keywords that begin with the symbol \$.

J.J. Shann HDL-75


-75



System Tasks for Display

- \$display: display a one-time value of variables or strings with an end-of-line return
- \$write: same as \$display, but w/o going to next line
- \$monitor: display variables whenever a value changes during a simulation run
- **\$time**: display the *simulation time*
- **\$finish**: terminate the simulation
- Syntax for \$display, \$write, and \$monitor: (next page)


J.J. Shann HDL-76




format specification

argument list J.J. Shann HDL-77

-77





```
HDL Example 4.9: Test Bench (2-to-1 MUX)
                                   module t_mux_2x1_df;
           HDL
                                                 t m out;
                                       wire
                                                                     parameter: a keyword,
           Example 4.9:
                                                                     defines constant
                                                 t_A, t_B;
                                       reg
           Test bench w/
                                                 t_select;
                                      reg
           stimulus for
                                       parameter stop_time = 50;
           mux 2x1 df
                                      // Instantiation of circuit to be tested
                                      mux_2x1_df M1 (t_m_out, t_A, t_B, t_select);
                       m out
           MUX
                                      initial # stop_time $finish;
                                                                     $finish: a system task,
                                      // Stimulus generator
                                                                     terminates the simulation
          select
                                      initial begin
                                         t_select = 1; t_A = 0; t_B = 1;
module mux_2x1_df(m_out, A, B, select);
 output m_out;
                                          #10 t_A = 1; t_B = 0; Stimulus: Select A B
 input
                                                                                        \begin{pmatrix} 0 \\ 1 \end{pmatrix} \begin{pmatrix} 1 \\ 0 \end{pmatrix}
                                                                        (t=0)
                                         #10 t select = 0;
       select;
 input
                                                                        (t = 10)
                                                                                    \begin{pmatrix} 1 \\ 0 \end{pmatrix}
                                         #10 t_A = 0; t_B = 1;
 assign m_out = (select)? A : B;
                                                                                        \begin{pmatrix} 1 \\ 0 \end{pmatrix} \begin{pmatrix} 0 \\ 1 \end{pmatrix}
                                                                        (t = 20)
                                       end
                                                                        (t = 30)
```

```
module mux_2x1_df(m_out, A, B, select);
                                                Simulation log:
                  output m_out;
                                                Select = 1 A = 0 B = 1 OUT = 0 time = 0
   MUX
                  input
                        A, B;
                                                Select = 1 A = 1 B = 0 OUT = 1 time = 10
                  input select;
                                                Select = 0 A = 1 B = 0 OUT = 0 time = 20
                  assign m_out = (select)? A: B;
                                                Select = 0 A = 0 B = 1 OUT = 1 time = 30
                 endmodule
module t_mux_2x1_df;
  //Declaration of local identifiers
  // Instantiation of circuit to be tested
  // Stimulus generator
                                                         $monitor: a system task,
                              $display: a system task,
                                                         displays the output
                              print in the simulator
  //Response monitor
                                                         caused by the given
                              window
  initial begin
                                                         stimulus
    $display ("
                    time Select A B m out");
    $monitor ($time, " %b %b %b %b", t_select, t_A, t_B, t_m_out);
    //$monitor ("time=", $time, "select = %b A = %b B = %b m_out = %b",
    t_select, t_A, t_B, t_m_out);
  end
endmodule
```

```
HDL Example: Design Module & Test Bench
                              (1/2)
                             module Circuit_of_Fig_4_2 (
■ HDL Example:
                               output F1, F2,
  Design Module &
                              input
                                      A, B, C);
  Test bench of Fig 4.2
                                      T1, T2, T3, F2_not, E1, E2, E3;
   _ gate-level description
                               or G1 (T1, A, B, C);
     of ckt of Fig 4.2
                               and G2 (T2, A, B, C);
                               and G3 (E1, A, B);
                               and G4 (E2, A, C);
                               and G5 (E3, B, C);
                               or G6 (F2, E1, E2, E3);
                               not G7 (F2_not, F2);
                               and G8 (T3, T1, F2 not);
                               or G9 (F1, T2, T3);
                             endmodule
```

```
Simulation log:
        HDL Example: Design Module & 7
                                                                    ABC = 000 \text{ F1} = 0 \text{ F2} = 0
                                                                    ABC = 001 \text{ F1} = 1 \text{ F2} = 0
                                         (2/2)
                                                                    ABC = 010 F1 = 1 F2 = 0
                                                                    ABC = 011 F1 = 0 F2 = 1
                               module t_Circuit_of_Fig_4_2;
                                                                    ABC = 100 F1 = 1 F2 = 0
                                   reg [2:0] D; //A, B, C
                                                                    ABC = 101 F1 = 0 F2 = 1
    Stimulus to analyze
                                   wire F1, F2;
                                                                    ABC = 110 F1 = 0 F2 = 1
                                   parameter stop_time = 100, ABC = 111 F1 = 1 F2 = 1
     the ckt of Fig 4.2
                                  Circuit_of_Fig_4_2 M1 (F1, F2, D[2], D[1], D[0]);
                        • F1
           Comb ckt
   В.
                        → F2
            (Fig 4.2)
                                   initial # stop_time $finish;
                                   initial begin
                                                           // Stimulus generator
module Circuit_of_Fig_4_2 (
                                      D = 3'b000;
 output F1, F2,
 input A, B, C);
                                     repeat (7) #10 D = D + 1'b1;
 wire T1, T2, T3, F2_not, E1, E2, E3;
 or G1 (T1, A, B, C);
 and G2 (T2, A, B, C);
                                   initial begin
                                                           //Response monitor
 and G3 (E1, A, B);
 and G4 (E2, A, C);
                                     $display ("A
                                                        В
                                                                 F1 F2");
                                                          C
 and G5 (E3, B, C);
 or G6 (F2, E1, E2, E3);
                                     $monitor ("%b
                                                          %b
                                                                 %b %b %b", D[2],
 not G7 (F2_not, F2);
                                     D[1], D[0], F1, F2);
 and G8 (T3, T1, F2_not);
 or G9 (F1, T2, T3);
                                   end
endmodule
                                endmodule
```