



Exercises in Textbook (6th ed)

Sections	Exercises	Typical Ones
§7 - 2	7.1~7.4	7.1(a), 7.2(a)
§7-3	7.6~7.9, 7.15, 7.16	7.6, 7.7*, 15
§7-4	7.10~7.14	7.11
§7-5	7.17, 7.18, 7.20, 7.22	7.18(b)
§7-6	7.19, 7.21, 7.23, 7.28, 7.29	7.19
§7-7	7.24, 7.25	7.25*
§7-8	7.26, 7.27	7.26
HDL	7.5, 7.30	

^{* :} Answers to problems appear at the end of the text.

J.J. Shann 7-4







- is a device to which binary information is transferred for storage and from which information is available when needed for processing
- Binary storage cells + Associated circuits for storing and retrieving the information.
- Operations: Write & Read operations
- Two types of memories used in digital systems:
 - 1. RAM: Random-access memory (Write & Read ops)
 - > Stores data temporarily.
 - > Applications: Cache, main memory (SRAM) (DRAM)
 - **2. ROM**: Read-only memory (only *Read* op) \Rightarrow PLD
 - Stores data permanently: a suitable binary information is already stored inside the memory.

J.J. Shann 7-7

7



- Programmable logic device (PLD):
 - is an IC w/ internal logic gates that are connected through electronic paths that behave similar to fuses.
 - > In the original state of the device, all the fuses are intact.
 - > Programming the device:


blow those fuses along the paths that must be removed in order to obtain the particular configuration of the desired logic function.


- ⇒ a hardware procedure that specifies the bits that are inserted into the hardware configuration of the device
- E.g.s of PLD:

ROM, PLA, PAL, FPGA

> FPGA: Field-programmable gate array

J.J. Shann 7-8









Random-access Memory


- Memory unit:
 - a collection of storage cells together w/ associated ckts
 needed to transfer information in and out of the device
 - word: an entity of bits that move in & out of storage as a unit
 - capacity of a memory unit: # of bytes it can store # words, # bits/word
- Random-access memory :
 - the time it takes to transfer information to or from any desired random location is always the same


J.J. Shann 7-11


11




























- Random-access vs. Sequential-access memory:
 - Sequential-access memory: magnetic disk or tape unit
- Operating modes of RAMs:
 - 1. Static RAM: SRAM (Cache)
 - > Consists essentially of internal latches that store the binary information.
 - > The stored information remains valid as long as power is applied to the RAM.
 - 2. Dynamic RAM: DRAM (Main memory)
 - > Stores the binary information in the form of electric charges on capacitors.
 - > The stored information remains valid as long as power is applied to the RAM.

J.J. Shann 7-22



Volatile vs. Nonvolatile memory:

- Volatile:
 - > Lose stored information when power is turned off.
 - E.g.: static & dynamic RAMs

Nonvolatile:

- > Retains its stored information after the removal of power
- E.g.: magnetic disk, ROM

J.J. Shann 7-23

23



Memory used in digital computers:

 Programs and data that cannot be altered are stored in ROM.

Other large programs are maintained on magnetic disks.

 When power is turned on, the computer can use the programs from ROM.

The other programs residing on a magnetic disk are then transferred into the computer RAM as needed.

Before turning the power off, the binary information from the computer RAM is transferred into the disk for the information to be retained.

J.J. Shann 7-24





E. Memory Cells of RAM (§7-3+補充資料)


- Types of RAMs:
 - 1. Static RAM (SRAM): Volatile → Cache
 - > Consists essentially of internal latches that store the binary information.
 - > Advs.: easier to use, shorter read and write cycles, & no refreshing
 - 2. Dynamic RAM (DRAM): Volatile \rightarrow Main memory
 - > Stores the binary information in the form of electric charges on capacitors.
 - > The capacitors must be periodically recharged by *refreshing* the DRAM (every few milliseconds).
 - > Advs.: reduced power consumption & larger storage capacity


J.J. Shann 7-25

25










- Density: have 4 times the density of SRAM.
- Cost/bit: is 3 to 4 times less than SRAM.
- Power: lower power requirement
- ⇒ DRAM is the preferred technology for large memories (e.g.: main memory).
- Disadv. of DRAM:
 - its electronic design is considerably more challenging:
 - ▶ Destructive read ⇒ Restore
 - ▶ Leaks ⇒ Refresh

J.J. Shann 7-29

29






Memory Decoding

- Memory unit: storage components + decoding ckts
 - Decoding ckts: select the memory word specified by the input address
- RAM of *m* words & *n* bits/word:

 $m \times n$ binary storage cells + associated decoding ckts



J.J. Shann 7-31

31




A. Internal Construction


• Logical construction of a RAM: 2^k words $\times n$ bits/word


 $2^k \times n$ binary storage cells + associated decoding ckts

- Decoding ckts: Linear decoding
 - Requires k address lines that go into a $k \times 2^k$ decoder
 - > Each one of the decoder outputs selects one word of *n* bits for reading or writing.




J.J. Shann 7-32






- \Rightarrow two k/2-input decoders (row selection & column selection) * Notice: arrange the memory cells in an array that is as close as
- possible to square

	Linear	Coincident (2D)	
Decoder	$1 k \times 2^k$	$2 k/2 \times 2^{k/2}$	
# AND gates	2^k	$2 \times 2^{k/2} \ (= 2^{k/2+1})$	
# inputs/gates	k	<i>k</i> /2	
Read & write times	longer	shorter	
Assumption: k is an eve	n number	3.3. Shann 7-3	4







The savings of the coincident selection scheme:

- A single 10-to-1024 decoder:
 - 1024 AND gates w/ 10 inputs in each
- Coincident selection: two 5-to-32 decoders
 - $> 2 \times (32 \text{ AND gates w/ 5 inputs in each})$
 - \Rightarrow 64 AND gates w/ 5 inputs in each

	Linear	Coincident (2D)
Decoder	$1 k \times 2^k$	$2 k/2 \times 2^{k/2}$
# AND gates	2^k	$2 \times 2^{k/2} \ (= 2^{k/2+1})$
# inputs/gates	k	<i>k</i> /2
Read & write times	longer	shorter

J.J. Shann 7-37

37



* Arrange the memory cells in an array that is as close as possible to **square.**

32K×8 RAM

DATA ADRS

- E.g.: For a 32K×8 RAM
 - Linear selection scheme:
 - A single 15-to-2¹⁵ line decoder:
 - \Rightarrow 32,768 AND gates w/ 15 inputs in each



- Coincident selection:
 - > Make the # of rows and columns in the array equal:

(*Arrange the memory cells in the array as close to square as possible.)

$$32K \times 8 = 256K \text{ bits} = 2^{18} \text{ bits} = 2^9 \times 2^9$$

= $2^9 \times (2^6 \times 8) \text{ bits}$

row selection

tion column selection

- ⇒ a 9-to-512 line decoder (row) & a 6-to-64 line decoder (column)
- \Rightarrow 512 9-input AND gates & 64 6-input AND gates
- \Rightarrow 576 AND gates (with 9- or 6-input in each)

J.J. Shann 7-38





C. Address Multiplexing


- Address multiplexing:
 - Reduce the # of pins in the IC package
 - Use one set of address input pins accommodates the address components.
 - E.g.: In a 2-dimensional array, the same set of pins is used for both of the row and column addresses


J.J. Shann 7-39

39












7-5 ~ 7-7 Combinational PLDs Combinational PLD:


- is an IC w/ programmable gates divided into an AND array and an OR array to provide an AND-OR sum of product implementation.
- 3 major types of combinational PLDs:
 - Differ in the placement of the programmable connections in the AND-OR array.
 - 1. PROM: programmable read-only memory (§7-5)
 - 2. PAL: programmable array logic (§7-7)
 - 3. PLA: programmable logic array (§7-6)


J.J. Shann 7-56
















Combinational Circuit Implementation

- ROM: a decoder + OR gates
 - Boolean functions \rightarrow "sum of minterms" form
 - → ROM truth table
 - → ROM implementation
 - For an *n*-input, *m*-output combinational ckt $\Rightarrow 2^n \times m \text{ ROM}$
- Design procedure:
 - 1. Determine the size of ROM required from the # of inputs and outputs of the comb. ckt.
 - 2. Obtain the programming truth table of the ROM.
 - 3. The 0's (or 1's) in the output functions of the truth table directly specify those links that must be removed to provide the required comb ckt in sum of minterms form.

J.J. Shann 7-63

63





E.g.: Design a combinational ckt using a ROM.

The ckt accepts a 3-bit number and generates an output binary number equal to the square of the input number.

< 🖊	ns	.>
-	LIL	•


 \Rightarrow 2³ × 6 ROM


Truth table: -


3 inputs & 6 outputs \Rightarrow 8 words, 6 bits/word


Inputs				Outputs					
A ₂	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49


J.J. Shann 7-64

















Comb Ckt Implementation



- Design method:
 - Sum-of-products form
 - A PLA has a finite # of AND gates
 - \Rightarrow Reduce the # of *distinct* product terms.
 - Both the true and complement of each function should be simplified to see which one can be expressed w/ fewer product terms and which one provides product terms that are common to other functions.

(* The # of literals in a term is not important.)

J.J. Shann 7-71

71


Example 7-2

• E.g.: Implement the following two Boolean functions w/ a PLA:


$$F_1(A, B, C) = \Sigma (0, 1, 2, 4)$$

$$F_2(A, B, C) = \Sigma (0, 5, 6, 7)$$


<Ans.>





$$\begin{aligned} \underline{F}_1 &= \overline{A}\,\overline{B} + \overline{A}\,\overline{C} + \overline{B}\,\overline{C} \\ \overline{F}_1 &= AB + AC + BC \end{aligned}$$





$$\frac{F_2 = AB + AC + \overline{ABC}}{F_2 = \overline{AC} + \overline{AB} + \overline{ABC}}$$






























Sequential Programmable Devices


- Combinational PLD: $(§7-5 \sim 7-7)$
 - Consists of only gates
- Sequential PLD:
 - Include both gates & flip-flops
 - The device can be programmed to perform a variety of sequential-ckt functions
- Three major types of sequential PLD:
 - SPLD: Sequential (or simple) PLD
 - CPLD: Complex PLD
 - FPGA: Field programmable gate array
 - ⇒ Require extensive CAD tools for their synthesis procedure.


J.J. Shann 7-83

83















- Field programmable gate array:
 - is a VLSI ckt that can be programmed in the user's location.
 - consists of an array of hundreds or thousands of logic blocks, surrounded by programmable input and output blocks and connected together via programmable interconnections.
 - An FPGA logic block: consists of look-up tables (LUTs), multiplexers, gates, and flipflops.

J.J. Shann 7-88











Chapter Summary

- Programmable Logic Devices (PLDs):
 - Read Only Memory (ROM)
 - Programmable Logic Array (PLA)
 - Programmable Array Logic (PAL)
- Memory:
 - Random Access Memory (RAM): static vs. dynamic
 - Memory decoding: linear vs. coincident

J.J. Shann 7-93