

Chapter 5

Synchronous Sequential Logic


J.J. Shann


1



§5-3


1. Given two cross-couple NAND gates, assume that the propagation delay (PD) of each gate is 10 ns. Draw the timing waveform for outputs C and D, and estimate the time required for the outputs to become stable in the following conditions:





(a)
$$A = 1$$
, $B = 0$, $C = 1$, and $D = 0$

EX-2





3. A synchronous sequential circuit with two D flip-flops A and B, two inputs X and Y, and one output Z is specified by the following equations:

$$D_A = \overline{X}A + XY$$
$$D_B = \overline{X}A + XB$$

$$Z = A\overline{B}$$

- (a) Draw the logic diagram of the circuit.
- (b) Derive the next state equations.
- (c) Complete the transition/state table of the circuit.
- (d) Draw the state diagram.
- (e) Starting from state 00 in the state diagram, determine the state transitions and output sequence that will be generated when an input sequence of XY = 01, 11, 11, 00, 10, 01, 11, 10 is applied.


EX-5

5

Tr	ansi	tion	/sta	ite t	able	e:	State diagram:									
	Present Input Next Outp								_		_					
Α	В	Х	Υ	A+	B+	Z		/								
0	0	0	0					(00)		(01)		
0	0	0	1					`								
0	0	1	0													
0	0	1	1													
0	1	0	0				10									
0	1	0	1													
0	1	1	0													
0	1	1	1													
1	0	0	0													
1	0	0	1				Cuala	0	1	2	3	4	5	6	7	8
1	0	1	0				Cycle			_		-				ō
1	0	1	1				xy	01	11	11	00	10	01	11	10	
1	1	0	0				AB	00								
	1	0	1				Z									
1	1	_														



4. Analyze the following synchronous sequential circuit, which has one input *x* and one output *z*, step by step:



- (a) Derive the memory input equations and the output equation.
- (b) Derive the next state equations.
- (c) Complete the transition/state table of the circuit.
- (d) Draw the state diagram.

EX-7

7



<Ans>

Transition/state table:

P	resent state	Input	put Next state		Output
Α	В	Х	A+	B+	Z
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

State diagram:











EX-8



- (b) Find the longest path delay in the circuit from an external input to positive clock edge.
- (c) Find the longest path delay from positive clock edge to output.
- (d) Find the longest path delay from positive clock edge to positive clock edge.
- (e) Determine the maximum frequency of operation of the circuit in megahertz (MHz).

9





§5-7 & 5-8

- 6. Design a Moore-type recognizer which has one input (X) and one output (Z). The output is asserted (= 1) whenever the input sequence ...010... has been observed, as long as the sequence ...100... has not been seen since the last reset.
 - (a) Draw the state diagram of the recognizer.
 - (b) Starting from the initial state of your design, determine the state transitions and output sequence that will be generated when an input sequence of 001110101010101 is applied.

<Ans>

Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Input	0	0	1	1	1	0	1	0	1	0	0	1	0	1	
State	Α														
Output															


11



補充資料:State Reduction

- 7. Given the following state table,
 - (a) Use the row matching method to find the equivalent states.
 - (b) Use the implication chart method to find the equivalent states. Tabulate the reduced state table.

Present state	Next	state	Output			
ya A	x = 0	x = 1	x = 0	x = 1		
S ₀	S_1	S ₄	0	0		
S_1	S_1	S_2	0	0		
S ₂	S ₁	S ₆	0	0		
S ₃	S_1	S ₃	0	0		
S ₄	S ₅	S ₄	0	0		
S ₅	S ₅	S_2	0	0		
S ₆	S ₅	S ₃	0	1		




EX-12



9. Given the following state (transition) table, treat the unused state as don't-care conditions.

Implement the circuit with \mathbf{D} flip-flops. Derive the minimized Boolean equations in sum-of-products form for the flip-flop inputs and the output Z.

Pres sta		Input	Next	state	Output		
Q _A	Q_B	Х	Q _A +	Q _B +	Z		
0	0	0	0	0	0		
0	0	1	0	1	0		
0	1	0	1	0	0		
0	1	1	1	0	1		
1	0	0	0	1	1		
1	0	1	0	1	0		



14




§5-7 & 5-8

10. Given the following state (transition) table, treat the unused state as don't-care conditions.

Implement the circuit with JK flip-flops. Complete the excitation table shown above and derive the minimized Boolean equations in sum-of-products form for the flip-flop inputs .

Pres sta		Input	Nex	t state	Output	Excitation Table Flip-Flop Inputs			
Q _A	Q _B	Х	Q _A +	Q _B +	Z	J _A	K _A	J _B	K _B
0	0	0	0	0	0				
0	0	1	0	1	0				
0	1	0	1	0	0				
0	1	1	1	0	1				
1	0	0	0	1	1				
1	0	1	0	1	0				

EX-15



16

補充資料:Word Problems

Give an example of synchronous sequential circuits by yourself. Describe the problem, define the input variables, output variables, and states, and draw the state diagram of the problem.

EX-17



Brief Answers of the Exercises

- 3. (b) A(t+1) = x'A + xy, B(t+1) = x'A + xB(e) AB: 00 00 10 10 11 01 00 10 00Z: 0 0 1 1 0 0 0 1 0
- 4. (a) $J_A = Bx'$, $K_A = Bx$, $J_B = x$, $K_B = Ax + A'x'$, Z = Bx'(b) $A^+ = Bx' + AB'$, $B^+ = A'x + B'x + ABx'$
- 5. (a) 4 ns (b) 3.5 ns (c) 6 ns (d) 5.5 ns (e) 167 MHz
- 6. (a) 7 states
- 7. (a) None.
 - (b) (0, 3, 4); (1, 5)
- 9. $D_A = B$, $D_B = A + B'x$, Z = Bx + Ax'
- $10. J_A = B$, $K_A = 1$, $J_B = A + x$, $K_B = 1$

EX-18