



- Behavioral Modeling of Sequential Circuit
- HDL Models of Flip-Flops and Latches
- State Diagram-Based HDL Models
- Structural Description of Clocked Sequential Circuits

J.J. Shann 5-85



A. Behavioral Modeling

- Behavioral models:
 - are abstract representations of the *functionality* of digital hardware.
 - describe how a ckt behaves, but don't specify the internal details of the ckt.

J.J. Shann HDL-86


86



- Two kinds of abstract behaviors in the Verilog HDL:
 - single-pass behavior: declared by the keyword initial, for prescribe stimulus signals in a test bench
 - specifies a single statement or a block statement (by begin ... end or fork ... join keyword pair)
 - > expires after the associated statement executes.
 - * Never use single-pass behavior to model the behavior of a ckt!
 - cyclic behavior: declared by the keyword always
 - > executes and re-executes indefinitely, until the simulation is stopped.
- A module may contain an arbitrary # of initial or always behavioral statements.
 - They execute *concurrently* w.r.t. each other, starting at time 0, and may interact through common variables.

J.J. Shann HDL-87

```
initial statement
initial: single-pass behavior, used in test bench
                                               * The 3 behavioral
  E.g.: free-running clock
                                                 statements can be
                                      Initial
    Initial
                                                 written in any order.
                                        begin
      begin
                                          clock = 1'b0;
         clock = 1'b0;
                                        end
        repeat (30)
           #10 clock = ~clock;
                                      Initial #300 $finish;
      end
                                      always #10 clock = ~clock;
    Initial
      begin
         clock = 1'b0;
       (forever)#10 clock = ~clock;
                an indefinite loop
                                                     J.J. Shann HDL-88
```





Procedural vs. Continuous Assignment

- Continuous assignment: assign
 - The updating of a continuous assignment is triggered whenever an event occurs in any variable included on the right-hand side of its expression.
- **Procedural** assignment: initial or always
 - is an assignment of a logic value to a variable within an initial or always statement.
 - A procedural assignment is made only when an assignment statement is executed and assigns value to it within a behavioral statement.
 - A variable having type reg remains unchanged until a procedural assignment is made to give it a new value.

J.J. Shann HDL-90

90



Procedural Assignments

- Two kinds of procedural assignments:
 - blocking assignment: = (for combinational logic)
 - > Blocking assignment statements are *executed sequentially* in the order they are listed in a block of statements.
 - \triangleright E.g.: B = A;

C = B + 1; //C = A + 1

— nonblocking assingment: <=</p>

(for sync seq ckt and latched behavioral)

- > Nonblocking assignment statements are *executed concurrently* by evaluating the set of expressions on the right-hand side of the list of statements.
- > They do not make assignments to their left-hand sides until all of the expressions are evaluated.
- ▶ E.g.: B <= A;

 $C \le B + 1$; //C will contain the original value of B, plus 1.

J.J. Shann HDL-91




General rule:

- Blocking assignment, = : Use blocking assignments when sequential ordering is imperative and in cyclic behavior that is level sensitive (i.e., in combinational logic).
- Nonblocking assignment, <=: Use nonblocking assignments when modeling concurrent execution (e.g., edge-sensitive behavior such as synchronous, concurrent register transfers) and when modeling latched behavior.
- * Prevent conditions that lead synthesis tools astray and create mismatches b/t the behavior of a model and the behavior of physical hardware produced by a synthesis tool.

J.J. Shann HDL-92

92





Guidelines of **Blocking** and **Nonblocking** Assignments

- Use *continuous assignments* assign to model simple *combinational* logic.
- Use always @ (*) and blocking assignments to model more complicated combinational logic where the always statement is helpful.
- Use always @ (posedge clk) and nonblocking assignments to model synchronous sequential logic.
- Do not make assignments to the same signal in more than one always statement or continuous assignment statement.

```
assign y = s ? d1 : d2;
always @ (*)
begin
    p = a ^ b; //blocking
    q = a & b; //blocking
    s = p ^ cin;
    cout = q | (p & cin);
end
```

```
always @ (posedge clk)
begin
  n1 <= d; //nonblocking
  q <= n1; //nonblocking
end</pre>
```

J.J. Shann HDL-94

-94




B. HDL Models of Flip-Flops and Latches


- Latch w/ control input:
 - responds to a change in data input w/ a change in the output as long as the enable input is asserted, i.e., in the active level.
 - ⇒ The latch is controlled by the "level" of its control input.
- Flip-Flop:
 - responses only to a "transition" of a triggering input called the "clock."
 - Positive-edge trigger: $0 \rightarrow 1$ Negative-edge trigger: $1 \rightarrow 0$


J.J. Shann HDL-95


```
HDL Example 5.1: D-Latch
HDL Example 5.1: D-Latch (behavioral)
            // Description of D latch (transparent latch), Fig. 5-6
    Q
            //module D latch (Q, D, enable);
            // output Q;
            // input D, enable;
En
            // reg
                      Q;
  D
            //Verilog 2001, 2005
            module D_latch (output reg Q, input D, enable);
              always @ (enable, D)
                                       //(enable or D)
                if (enable) Q <= D;
                                       //(enable == 1)
            endmodule
                                               J.J. Shann HDL-96
```


```
HDL Example 5.2: D-Type Flip-Flop
     HDL Example 5.2(a): D-Type Flip-Flop w/o Reset
 D Flip-Flop
                       Q
     Q(t + 1)
 D
 0
     0
                                         > Clk \overline{Q}
                   > Clk
 1
     1
                              module D_flip_flop_b (Q, Q_b, D, Clk);
module D flip flop (Q, D, Clk);
                                output Q, Q b;
  output Q;
                                input
                                         D, Clk;
  input
          D, Clk;
                                reg
                                         Q;
          Q;
  reg
                                assign Q_b = ^Q;
  always @ (posedge Clk)
                                always @ (posedge Clk)
    Q \leq D;
                                  Q \leq D;
endmodule
                              endmodule
                                                     J.J. Snann HDL-9/
```























=105





```
module Mealy_Zero_Detector (output reg y_out,
                                                     input x_in, clock, reset);
                    reg [1: 0] state, next_state;
                     parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
                     always @(posedge clock, negedge reset) //state transition
                       if (reset == 0) state <= S0; //Active-LOW reset</pre>
                       else state <= next_state;</pre>
              S2
SO
                 always @ (state, x_in)
                                                     // Form the next state
       0/1
              (10)
                       case (state)
                          S0: if (x_in) next_state = S1; else next_state = S0;
                          S1: if (x_in) next_state = S3; else next_state = S0;
                1/0
        0/1
                          S2: if (~x_in) next_state = S0; else next_state = S2;
                          S3: if (x_in) next_state = S2; else next_state = S0;
       1/0
                       endcase
(01)
              (11)
S<sub>1</sub>
              S3
                    always @ (state, x_in)
                                                     // Form the output
      Next State
               Output
                       case (state)
              x = 0 x = 1
    x = 0 x = 1
                          S0: y_out = 0;
     A B A B
                          S1, S2, S3: y_out = ~x_in;
                       endcase
                   endmodule
```




```
module t_Mealy_Zero_Detector;
                                                                  y_out
                                                                                     wire t_y_out;
                                                                                     reg t_x_in, t_clock, t_reset;
clock Clock
                                                                                     Mealy_Zero_Detector M0 (t_y_out,
          Testbench of HDL
                                                                                      t_x_in, t_clock, t_reset);
                Example 5.5: p.304
                                                                                     initial #200 $finish;
                                                                                     //Generate stimulus for t_clock
        module Mealy_Zero_Detector (output reg y_out, input x_in, clock, reset);
                                                                                     initial
          reg [1: 0] state, next_state;
parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
                                                                                          begin
           always @(posedge clock, negedge reset) //state transition
if (reset == 0) state <= S0;
else state <= next_state;</pre>
                                                                                               t_{clock} = 0;
                                                                                               forever #5 t_clock = ~t_clock;
           always @ (state, x_in) // Form the next state case (state)


50: if (x_in) next_state = 51; else next_state = 50; 51: if (x_in) next_state = 53; else next_state = 50; 52: if (~x_in) next_state = 50; else next_state = 52; 53: if (x_in) next_state = 52; else next_state = 50; endcase
                                                                                     //Generate stimulus for t_x_in, t-reset
                                                                                     initial fork
           always @ (state, x_in)


case (state)

S0: y_out = 0;

S1, S2, S3: y_out = ~x_in;
                                          // Form the output
                                                                                          join
         endmodule
                                                                                  endmodule
                                                                                                                             J.J. Shann HDL-110
```









=113

```
Moore Machine
                                                                           y_out
            x_in Inputs
                                                                Output
mbinatio
Logic
          clock Clock
                                                         state
              reset
                     module Moore_Model_Fig_5_19 (output [1: 0] y_out,
                                                            input x_in, clock, reset);
                       reg [1: 0] state;
                       parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
                       always @ (posedge clock, negedge reset)
                          if (reset == 0) state <= SO; //Initialize to SO</pre>
                          else case (state)
50 00
                            S0: if (^{\sim}x_{in}) state <= S1; else state <= S0;
                            S1: if (x_in) state <= S2; else state <= S3;
                            S2: if (\sim x_in) state <= S3; else state <= S2;
                            S3: if (^{\sim}x in) state <= S0; else state <= S3;
                          endcase
                       assign y_out = state; // Output of flip-flops
                     endmodule
```







- Combinational logic ckts:
 - Theirs HDL models can be described
 by a connection of gates (primitives and UDPs),
 by data flow statements (continuous assignments), or
 by level sensitive cyclic behaviors (always blocks)
- Sequential ckts: Combinational logic + flip-flops
 - Theirs HDL models use sequential UDPs and behavioral statements (edge-sensitive cyclic behaviors) to describe the operation of flip-flops.
 - > The flip-flops are described w/ an always statement.
 - > The combinational part can be described w/ assign statements and Boolean equations.

J.J. Shann HDL-117




- HDL models of sequential circuits:
 - State-diagram-based model (C.)
 - Structural model (D.)
- Structural model: combine separate modules by instantiation within a module.

J.J. Shann HDL-118

-118

```
HDL Example 5.7: Binary Counter (Moore
       Machine)
                             module Moore_Model_Fig_5_20 (
                               output y_out,
                               input x_in, clock, reset
■ HDL Example 5.7(a)
      State-diagram-based
                               reg [1: 0] state;
      model
                               parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10,
                                          S3 = 2'b11;
      p.288, Fig 5.20(b)
                               always @ (posedge clock, negedge reset)
                                 if (reset == 0) state <= SO; //Initialize to SO</pre>
                                 else case (state)
                                   S0: if (x_in) state <= S1; else state <= S0;
                                   S1: if (x in) state <= S2; else state <= S1;
                                   S2: if (x_in) state <= S3; else state <= S2;
                                   S3: if (x_in) state <= S0; else state <= S3;
                                 endcase
                     10/0
                               assign y_out = (state == S3); //Output of f-fs
                             endmodule
```

```
module Moore_Model_STR_Fig_5_20 (
HDL Example
                                 output y_out, A, B,
  5.7(b):
                                 input x_in, clock, reset
      Structural model
                              );
                                 wire TA, TB;
      p.288, Fig 5.20(a)
                              // Flip-flop input equations
                                 assign TA = x_in & B;
                                 assign TB = x_in;
                               //output equation
                                 assign y_out = A & B;
                               // Instantiate Toggle flip-flops
                                 Toggle_flip_flop_3 M_A (A, TA, clock, reset);
                                 Toggle_flip_flop_3 M_B (B, TB, clock, reset);
                               endmodule
```



```
module t_Moore_Fig_5_20;
                                                                        wire t_y_out_2, t_y_out_1;
                                                                                         t_x_in, t_clock, t_reset;
                                                                         Moore_Model_Fig_5_20 M1
                                                                                 (t_y_out_1, t_x_in, t_clock, t_reset);
Testbench of HDL
                                                                         Moore_Model_STR_Fig_5_20 M2
 Example 5.7(a)(b):
                                                                                 (t_y_out_2, A, B, t_x_in, t_clock, t_reset);
       nodule Moore_Model_Fig_5_20 (
output y_out,
input x_in, clock, reset
                                                                        initial #200 $finish;
        reg [1: 0] state;
parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10,
S3 = 2'b11;
                                                                        initial begin
                                                                              t reset = 0;
           ways @ (posedge clock, negedge reset)
if (reset == 0) state <= 50, //initialize to S0
else case (state)
S0. if [x in] state <= 51; else state <= 50;
S1. if [x in] state <= 52; else state <= 51;
S2. if [x in] state <= 52; else state <= 51;
S3. if [x in] state <= 52; else state <= 52;
S3. if [x in] state <= 52; else state <= 52;
S3. if [x in] state <= 52; else state <= 52;
S3. if [x in] state <= 52; else state <= 52;
                                                                              t clock = 0;
                                                                              #5 t reset = 1;
                                                                              repeat (16)
                                                                                    #5 t_clock = ~t_clock;
        assign y_out = (state == S3); //Output of f-fs
      module Moore_Model_STR_Fig_5_20 (
output y_out, A, B,
input x_in, clock, reset
                                                                        initial begin
                                                                              t_x_i = 0;
        wire TA, TB;
     // Flip-flop input equations assign TA = x_in & B; assign TB = x_in; //output equation assign y_out = A & B;
                                                                              #15 t_x_in = 1;
                                                                              repeat (8)
                                                                                    #10 t_x_in = ~t_x_in;
      // Instantiate Toggle flip-flops
Toggle_flip_flop_3 M_A (A, TA, clock, reset);
Toggle_flip_flop_3 M_B (B, TB, clock, reset);
endmodule
                                                                   endmodule
```

