

Sections	Exercises	Typical Ones
§4-3	4.1~4.3	4.1(a)*(b)
§4-4	4.4~4.10	4.5
§4-5	3.29, 4.11~ 4.17, 4.21	4.12, 4.15
§4-6	4.18, 4.19	4.18
§4-7	4.20	4.20(a)
§4 - 9	4.22~4.28	4.25, 4.28 (a)
§4-10	4.29, 4.30	4.29*
§4-11	4.31~4.35	4.32(a), 4.35(a)*
HDL	4.6(b), 4.36~4.65	



4-1

Introduction

J.J. Shann


5




Introduction


- Logical circuits for digital systems:
 - Combinational ckts
 - Sequential ckts (Ch5, 6, 8)
- Combinational ckts: logic gates
 - Their outputs at any time are determined from only the present inputs. (No feedback paths or memory elements.)
 - Performs operations that can be specified logically by a set of Boolean functions.
- Sequential ckts: logic gates + storage elements
 - Their outputs are a function of the present inputs and the state of the storage elements.
 - > The state of storage elements is a function of previous inputs.
 - The ckt behavior must be specified by a time sequence of inputs and internal states.


 J.J. Shann 4-6



•










Logic diagram → Output Boolean functions

Procedure:


- 1. Label all gate outputs that are a function of input variables w/ arbitrary symbols.
 - Determine the Boolean function for each gate output.
- 2. Label the gates that are a function of input variables and previously labeled gates w/ other arbitrary symbols. Find the Boolean functions for these gates.
- 3. Repeat step 2 until the outputs of the ckt are obtained in terms of input variables.
- 4. By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.

J.J. Shann 4-11

11



3 inputs: A, B, C; 2 outputs: F_1 , F_2






Logic diagram → Truth table

Procedure:

- Logic diagram → Output Boolean functions
 - → Truth table
- Logic diagram → Truth table
 - Determine the # of input variables in the ckt.
 For n inputs, form the 2ⁿ possible input combinations and list the binary numbers from 0 to 2ⁿ − 1 in a table.
 - 2. Label the outputs of selected gates w/ arbitrary symbols.
 - 3. Obtain the truth table for the outputs of those gates that are a function of the input variables only.
 - 4. Proceed to obtain the truth table for the outputs of those gates that are a function of previously defined values until the columns for all outputs are determined.

J.J. Shann 4-13

13





4-4

Design Procedure

J.J. Shann

15



Design Procedure

Design:

Specification of the problem

- → Logic ckt diagram or a set of Boolean functions from which the logic diagram can be obtained
- Procedure:
 - 1. From the specifications of the ckt, determine the required # of inputs and outputs and assign a symbol to each. (Specification)
 - 2. Derive the truth table or initial Boolean equations that defines the required relationship b/t inputs and outputs. (Formulation)
 - 3. Obtain the simplified Boolean functions for each output as a function of the input variables. (Optimization: *2-level* or *multi-level*)
 - 4. Draw the logic diagram. (Technology mapping)
 - 5. Verify the correctness of the design. (Verification = Analysis)


 J.J. Shann 4-16





- Constraints considered for a practical design:
 - _ # of gates
 - _ # of inputs to a gate (fan in)
 - propagation time of the signal through the gates
 - # of interconnections
 - criteria of ICs :
 - E.g.: limitations of the driving capability of each gate (fan out)
- Elementary objective:
 - produce the simplified Boolean functions in a standard form (SoP/PoS).
 - proceed w/ further steps to meet other performance criteria.


J.J. Shann 4-17


17



















Binary Adder-Subtractor

- Half adder: add 2 input bits
 - augend bit, addend bit
- Full adder: add 3 input bits
 - augend bit, addend bit, carry-in bit
- Binary *ripple carry* adder: add two *n*-bit binary numbers
 - *n*-bit augend, *n*-bit addend, carry-in bit
- Carry-lookahead adder
- Binary subtractor
- Binary adder-subtractor

J.J. Shann 4-25

25



A. Half Adder

Half adder (HA): adds 2 bits

<Design Procedure>

Step 1: Specification

The basic rule for binary addition:

0 + 0 =0 0

0 + 1 =0 1

Half Adder

1 + 0 =0 1

1 + 1 =1 0

CSx y

Input variables: 2; augend and addend bits; x, y

Output variables: 2; sum and carry bits; S, C

J.J. Shann 4-26


Step2: Truth table


Inp	outs	Out	Outputs		
x	у	C	S		
0	0	0	0		
0	1	0	1		
1	0	0	1		
1	1	1	0		

Step 3: Simplification


$$S = x'y + xy' = x \oplus y$$

$$C = xy$$





or



J.J. Shann 4-27

27



 \boldsymbol{x}

• Full adder (FA): add 3 bits

<Design Procedure>

Step 1: specification

Input variables: 3

2 significant bits x, y & a ca

Output variables: 2

sum and carry bits S, C


Step 2: formulation


arry	/-in	bit z		
Inputs			Out	outs
x	y	z	C	S
0	0	0	0	0
Λ	Λ	1	Λ	1


y


Full Adder


0 0 J.J. Shann 4-28























D. Carry Lookahead Adder


- Ripple carry adder (RCA):
 - simple
 - has a long ckt delay in the carry path from LSB to MSB





- Carry lookahead adder (CLA):
 - reduce delay at the price of more complex hardware


J.J. Shann 4-37

37















- Half subtractor: subtract 2 bits
- Full subtractor: subtract 2 input bits and a borrow-in bit
- Binary ripple borrow subtractor: subtract two *n*-bit binary numbers
- Borrow-lookahead subtractor
- Binary subtractor based on a parallel adder

J.J. Shann 4-42







F. Overflow

- Overflow: signed or unsigned
 - When 2 numbers of n digits each are added & the sum occupies n + 1 digits
- Detection of an overflow:
 - For unsigned numbers: end carry out of the MSB
 - > An overflow is detected from the end carry out of the MSB.
 - For signed numbers: carry into the sign bit ⊕ carry out of the sign bit
 - > An overflow may occur if the 2 numbers added are both positive or both negative.
 - Examples: 8-bit numbers $(+127 \sim -128)$

carries:	0	1		carries: 1		0	
+70		0	1000110	-70		1	0111010
+80		0	1010000	-80		1	0110000
+150		1	0010110	-150	-	0	1101010


J.J. Shann 4-45


45



Adder-subtractor ckt w/ overflow detection:

- For unsigned numbers: $C = C_4$
 - > detects a carry after addition or a borrow after subtraction
- For signed numbers: $V = C_3 \oplus C_4$
 - be detects an overflow: the (n+1)th bit is the actual sign, but it cannot occupy the sign bit position in the result.











- Decimal adder:
 - Employ arithmetic ckts that accept coded decimal numbers and present results in the same code.
- Design methods:
 - Classic method
 - Add the numbers w/ binary adders


J.J. Shann 4-48













Binary multiplication:

 The multiplicand is multiplied by each bit of the multiplier, starting from the LSB.


Each such multiplication forms a partial product.


Successive partial products are shifted one bit to the left.

The final product is obtained from the sum of the partial products.

- E.g.: multiplication of two 2-bit numbers $B_1B_0 \times A_1A_0$

J.J. Shann 4-54







Construction of Comb. Binary Multiplier

- General rule:
 - A bit of the multiplier is ANDed w/ each bit of the multiplicand in as many levels as there are bits in the multiplier.
 - The binary output in each level of AND gates is added w/ the product.
 - ⇒ For J multiplier bits & K multiplicand bits: Need $(J \times K)$ AND gates & (J - 1) K-bit adders to produce a product of J + K bits.
 - = E.g.: A 4-bit by 3-bit binary multiplier (p.4-56) $K = 4 \& J = 3 \Rightarrow 12 \text{ AND gates } \& \text{ two } 4\text{-bit adders}$

J.J. Shann 4-57

57



4-8

Magnitude Comparator


J.J. Shann



Magnitude Comparator

- Magnitude comparator:
 - Compares two numbers, A and B,and determines their relative magnitude:

$$A > B, A = B, A < B$$



- Design Approaches
 - Classic method: truth table
 - Two *n*-bit numbers $\Rightarrow 2n$ input variables $\Rightarrow 2^{2n}$ entries ... too cumbersome for large *n*
 - Use inherent regularity of the problem: algorithm
 - > reduce design efforts
 - > reduce human errors

J.J. Shann 4-59

59




Example: 4-bit Magnitude Comparator

■ Algorithm \rightarrow logic:

$$A = A_3 A_2 A_1 A_0$$
; $B = B_3 B_2 B_1 B_0$

$$\begin{array}{c} A_3 A_2 A_1 A_0 \\ B_3 \ B_2 B_1 B_0 \end{array}$$




 $\Delta = F$


⇒ equality:
$$x_i = A_i B_i + A_i' B_i' = (A_i' B_i + A_i B_i')'$$
 for $i = 0, 1, 2, 3$ A>B A=B A**⇒ $(A=B) = x_3 x_2 x_1 x_0$**


$$(A>B) = A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1' + x_3 x_2 x_1 A_0 B_0'$$


$$(A < B) = A_3' B_3 + x_3 A_2' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0' B_0$$


J.J. Shann 4-60












J.J. Shann 4-65





Priority Encoder


- Priority Encoder:
 - An encoder ckt that includes the priority function,
 i.e., if two or more inputs are equal to 1 at the same time,
 the input having the highest priority will take precedence.
 - Example: 4-input priority encoder with valid-output indicator Priority: $D_3 > D_2 > D_1 > D_0$, V: valid-output indicator Truth Table of a Priority Encoder


Inputs				Outputs			
D ₀	D ₁	D ₂	D ₃	х	у	V	
0	0	0	0	X	X	0	
1	0	0	0	0	0	1	
X	1	0	0	0	1	1	
X	X	1	0	1	0	1	
X	X	X	1	1	1	1	


x: don't-care condition

J.J. Shann 4-67

67











- n-bit binary code:
 - is capable of representing up to 2^n distinct elements of coded information.
- Decoding:
 - the conversion of an *n*-bit input code to an *m*-bit output code w/ $n \le m \le 2^n$ s.t. each valid input code word produces a unique output code.
- Decoder: the inverse function of a encoder
 - a combinational ckt w/ an *n*-bit binary code applied to its inputs and an *m*-bit binary code appearing at the output, i.e., converts binary information from *n* input lines to a maximum of 2^n unique output lines: $m \le 2^n$
 - may have unused bit combinations on it inputs for which no corresponding *m*-bit code appears at the output.


J.J. Shann 4-70












































- Summary:
 - The decoder method can be used to implement any combinational ckt.
 - When the decoder method may provide the best solution:
 - If the combinational ckt has many outputs and if each output function (or its complement) is expressed w/ a small # of minterms or maxterms.

J.J. Shann 4-86







- Selection ckts: the inverse function of a demux
 - typically have a set of inputs from which selections are made, a single output, and a set of control lines for making the selection.





- Implementation of selection ckts:
 - Boolean function implementation
 - using three-state gates


J.J. Shann 4-88











Boolean Function Implementation

MUX: a decoder + an OR gate

Decoder: generates the minterms of the selection inputs.

OR gate: sum the minterms

Inputs


Noutput

Selection lines



Implementing *n*-variable Boolean function with 2^n -to-1 MUX

- Implement a Boolean function of *n* input variables w/ 2^n -to-1 MUX (a MUX that has *n* selection lines):
 - The minterms to be included w/ the function are chosen by making their corresponding input lines equal to 1, those minterms not included in the function are disabled by making their input lines equal to 0.



J.J. Shann 4-95

95



Example

X

E.g.: MUX implementation of a binary adder bit

s

Truth Table for 1-bit Binary Adder С

0 0 0 0 **Full** 1 adder 0 1 1 0 0

Υ


Z

$$C(X,Y,Z) = \sum m(3,5,6,7)$$
$$S(X,Y,Z) = \sum m(1,2,4,7)$$

<Ans.>

Need two 8-to-1-line MUXs


J.J. Shann 4-96





Implementing *n*-variable Boolean function with 2^{n-1} -to-1 MUX


- Implement a Boolean function of n input variables w/ a 2^{n-1} -to-1 MUX which has (n-1) selection lines:
 - The first n-1 variables of the function are connected to the selection inputs of the MUX.
 - The remaining single variable (Z) of the function is used for the data inputs: Z, Z', 1, or 0.
 - Procedure:
 - > The Boolean function is first listed in a truth table.
 - > The first n 1 variables in the table are applied to the selection inputs of the MUX.
 - For each combination of the selection variables, we evaluate the output as a function of the last variable Z: Z, Z', 1, or 0
 - These values are then applied to the data inputs in the proper order.


J.J. Shann 4-98

















Three-state gate:

A digital ckt that exhibits three states:


logic 1, logic 0, high-impedance state

- High-impedance state: behaves like an open ckt The output appears to be disconnected and the ckt has no logic significance.
- Special feature:
 - A large # of three-state gate outputs can be connected w/ wires to form a common line w/o endangering loading effects.
- Three-state buffer:



J.J. Shann 4-105

105





4-12

HDL Models of Comb. Circuits

J.J. Shann

107



Chapter Summary

- Analysis procedures of combinational circuits
- Design procedures of combinational circuits
- Function blocks used frequently to design larger ckts:
 - Arithmetic Circuits:
 - Binary Adder-Subtractor, Decimal Adder, Binary Multiplier, Magnitude Comparator
 - Encoders
 - Decoders (Demultiplexers)
 - Multiplexers
- Design of combinational logic ckts using
 - Decoders
 - Multiplexers

J.J. Shann 4-108