

6-6

HDL for Registers and Counters

J.J. Shann


124




HDL Models of Registers and Counters


- HDL models of registers and counters:
 - Behavioral level: describes only the operations of the register, as prescribed by a function table, w/o a preconceived structure.
 - Structural level: shows the ckt in terms of a collection of components such as gates, flip-flops, and multiplexers.
 - > The various components are instantiated to form a *hierarchical* description of the design.
- * When a machine is complex, a *hierarchical* description creates a physical partition of the machine into simpler and more easily described units.


J.J. Shann HDL-125





```
module Shift_Register_4_beh (
  output reg [3:0] A_par,
  input
               [3: 0] I_par,
                                                      Shift Register
                                                                    - LSB in
  input
                      s1, s0,
                      MSB_in, LSB_in,
                      CLK, Clear b
);
  always @ (posedge CLK, negedge Clear_b)
                                                              Register Operation
     if (~Clear_b) A_par <= 4'b0000;</pre>
                                                              No change
     else
                                                              Shift right
                                                              Shift left
       case ({s1, s0})
                                                              Parallel load
          2'b00: A_par <= A_par; // No change
          2'b01: A_par <= {MSB_in, A_par[3: 1]}; // Shift right
          2'b10: A_par <= {A_par[2: 0], LSB_in}; // Shift left
          2'b11: A_par <= I_par; // Parallel load of input
       endcase
endmodule
                                                                      128
```






```
Q
                                             Clr_b
                                                               D
    4x1 multiplexer (behavioral model):
                                              CLK
module Mux_4_x_1 (mux_out, i0, i1, i2, i3, select);
  output
                mux_out;
                                                          4 \times 1
                                             select _2
                                                          MUX
  input
                i0, i1, i2, i3;
  input [1:0] select;
                mux_out;
  reg
                                                        i3 i2 i1 i0
  always @ (select, i0, i1, i2, i3)
    case (select)
      2'b00:
                mux out = i0;
      2'b01:
                mux_out = i1;
                mux_out = i2;
      2'b10:
      2'b11:
                mux_out = i3;
    endcase
endmodule
                                                    J. Shann HDL-131
```


```
Clr b
  D flip-flop (behavioral model):
                                          CLK
module D_flip_flop (Q, D, CLK, Clr_b);
  output Q;
                                          select
                                                       MUX
           D, CLK, Clr_b;
  input
           Q;
  reg
  always @ (posedge CLK or negedge Clr b)
                                                    i3 i2 i1 i0
    if (!Clr_b) Q <= 1'b0; else Q <= D;
endmodule
                                               J.J. Shann HDL-132
```

-132


```
\overline{\varrho}
                                                         Clr_b
                                          mux_out •
                                                                              D
          1-stage of shift register:
                                                          CLK
module stage (i0, i1, i2, i3, Q, select, CLK, Clr_b);
                   i0, //circulation bit selection
                                                                        4 \times 1
  input
                                                         select -
                                                                        MUX
                   i1, //data from left neighbor or serial input for shift-right
                   i2, //data from right neighbor or serial input for shift-left
                   i3; //data from parallel input
                                                                     i3 i2 i1 i0
  output
                   Q;
                                  //stage mode control bus
  input
          [1: 0] select;
                   CLK, Clr_b; //Clock, Clear for flip-flops
  input
  wire
                   mux_out;
// instantiate mux and flip-flop
 Mux 4 x 1 M0 (mux out, i0, i1, i2, i3, select);
 D_flip_flop M1 (Q, mux_out, CLK, Clr_b);
endmodule
```

```
module Shift_Register_4_str (
   output [3:0] A par,
   input
             [3: 0] I par,
   input
                       s1, s0,
                                                                                                     LSB_in
   input
                       MSB_in, LSB_in, CLK, Clear_b
                                                                 // Serial inputs, clock, clear
                                                                           module stage (i0, i1, i2, i3, Q, select, CLK, Clr_b);
                                                                                 [1: 0] select;
CLK, Clr_b;
mux_out;
// bus for mode control
   wire [1:0] select = {s1, s0};
                                                                           // instantiate mux and flip-flop
Mux_4_x_1 M0 (mux_out, i0, i1, i2, i3, select);
D_flip_flop_M1 (Q, mux_out, CLK, Clr_b);
// Instantiate the four stages
   stage ST0 (A_par[0], A_par[1], LSB_in, I_par[0], A_par[0], select, CLK, Clear_b);
   stage ST1 (A_par[1], A_par[2], A_par[0], I_par[1], A_par[1], select, CLK, Clear_b);
   stage ST2 (A_par[2], A_par[3], A_par[1], I_par[2], A_par[2], select, CLK, Clear_b);
   stage ST3 (A_par[3], MSB_in, A_par[2], I_par[3], A_par[3], select, CLK, Clear_b);
                                                                                    J.J. Shann HDL-134
endmodule
```





```
module Binary Counter 4 Par Load (
  output reg [3:0] A count,
                                 // Data o
                                                     4-Bit Binary Counter
  output
                     C out,
                                 // Output
  input [3:0]
                     Data in,
                                 // Data in
  input
                     Count,
                                  // Active high to count
                                       CLK
                                                   Count Function
                     Load,
                                                         Clear to 0
                     CLK,
                                              1
                                                     X
                                                         Load inputs
                     Clear b
                                              0
                                                         Count next binary state
                                                         No change
);
  assign C out = Count & (~Load) & (A count == 4'b1111);
  always @ (posedge CLK, negedge Clear b)
    if (~Clear b)
                     A count <= 4'b0000;
    else if (Load)
                     A_count <= Data_in;
    else if (Count) A count <= A count + 1'b1;</pre>
                      A count <= A count; // redundant statement
    else
endmodule
```



Summary of HDL

- HDLs are extremely important tools for modern digital designers.
- HDLs are used for both *simulation* and *synthesis*.
- **■** Writing HDL code ⇒ describing *real hardware*!
 - 1. Sketch a *block diagram* of your system.
 - 2. Identify which portions are *combinational logic* and which portions are *sequential circuits or FSMs*.
 - 3. Write HDL code for each portion, using the correct idioms to imply the kind of hardware needed.

J.J. Shann 1-143

-143



Guidelines of Blocking and Nonblocking Assignments (p. HDL-94)

- Use continuous assignments assign to model simple combinational logic.
- Use always @ (*) and *blocking assignments* (=) to model more complicated *combinational* logic where the always statement is helpful.
- Use always @ (posedge clk) and nonblocking assignments (<=) to model synchronous sequential logic.
- Do not make assignments to the same signal in more than one **always** statement or continuous assignment statement.

J.J. Shann HDL-144