

# **DIGITAL DESIGN**

# **ASSIGNMENTREPORT**

**ASSIGNMENT ID: 4** 

Student Name:李田所

Student ID: 11451419

## PART 1: DIGITAL DESIGN THEORY

Provide your answers here:

1. The Feature table of the T flip-flop is as the form

Т	Q(t)	Q(t+1)
0	Q(t)	Q(t)
1	Q(t)	Q'(t)

We can get the complement output of a T flip-flop is just make complement of a T flip-flop, Q(t+1) is the next Q and the output at the same time. So do Q'(t+1) for implement T flip-flop.

Т	Q(t)	Q(t+1)
0	Q(t)	Q'(t)
1	Q(t)	Q(t)

So, if we view the T and Q(t) are variables, then table of complement output of T flip-flop is.

Т	Q(t)	Q'(t+1)
0	0	1
0	1	0
1	0	0
1	1	1

Then we find the minimum sums in

	0	1
0	TQ(t) (  )	TQ'(t)
1	T'Q(t)	T'Q'(t) (√)

We can find Q'(t+1) is the  $m_0 + m_3$  which is TQ(t) and T'Q'(t)(in there whether 0 or 1 stand T is ok).

So 
$$Q'(t + 1) = T'Q'(t) + TQ(t)$$



2. Because the T flip-flop don't have reset function.

So we should suppose all the states of the A(t) and B(t).


A(t)	B(t)	$T_{A} = (A(t) \parallel B(t))$	$T_{B} = (A'(t) \parallel B(t))$	A(t+1)	B(t+1)	Output: B'(t)
0	0	0	1	0	1	0
0	1	1	1	1	0	1
1	0	1	0	0	0	1
1	1	1	1	0	0	1

It is easy to analysis that  $T_A$ : the reverse signal of A(t) is  $A(t) \parallel B(t)$  and  $T_B$  is  $A'(t) \parallel B(t)$ 

In this state table, the input is the function of A and B's output .because the T flip-flop have one input and this input is filled by the output of A and B.

In this circuit exist a possible output B'(t).

The state diagram is



In this circuit the whether the start state is what, it will fall in the circulate in few steps.

The circulate is

$$A(t) = 0, B(t) = 0 \rightarrow A(t) = 0, B(t) = 1 \rightarrow A(t) = 1, B(t) = 0 \rightarrow A(t) = 0, B(t) = 0$$

And the output is  $1 \rightarrow 0 \rightarrow 1 \rightarrow 1 \rightarrow 0 \rightarrow 1 \rightarrow 1 \rightarrow 0 \rightarrow 1$  such a circulate.

The circulate will jump in those steps in every posedge of input clk.




The equation of JK flip-flop is Q(t+1) = JQ'(t) + K'Q(t)

So 
$$Q_A(t+1) = J_A Q_A'(t) + K_A' Q_A(t) = x Q_A'(t) + Q_B(t) Q_A(t)$$
.

$$Q_B(t+1) = J_B Q_B{}'(t) + K_B{}'Q_B(t) = x{}' \ Q_B{}'(t) + Q_A(t)Q_B(t).$$

QA	QB	x	Q <sub>A+1</sub>	Q <sub>B+1</sub>
0	0	0	0	1
		1	1	0
0	1	0	0	0
		1	1	0
1	0	0	0	1
		1	0	0
1	1	0	1	1
		1	1	1

Because the question don't give any information about output, so in this diagram output is B'(t) the only possibly output.



# PART 2: DIGITAL DESIGN LAB (TASK1)

The words before codes and graph

- 1. In task1 we should build a D flip-flop first
- 2. use the D flip-flop to build T flip-flop.
- 3. Write testbench to test it.

## **DESIGN**

## Words before codes:

in this part if D and T flip-flop don't add any reset, the T can not do it function at all because t he begins state of T's output is unstable.

# The D flip-flop code:

```
`timescale 1ns / 1ps

module Ass_4_1_D(

input clk,

input D,

input reset,

output wire Q,

output wire Qtran

);

reg Qtemp;

always @(posedge clk,posedge reset,negedge reset)

begin

if (reset)

begin
```



```
Qtemp = 0;
                 end
           else
                 begin
                 Qtemp = D;
                 end
     end
     assign Q = Qtemp;
     assign Qtran = \simQ;
endmodule
 timescale 1ns / 1ps
 module Ass_4_1_D(
input clk,
 input D,
 input reset,
 output wire Q,
 output wire Qtran
    );
    always @(posedge clk, posedge reset, negedge reset)
    begin
        if (reset)
           begin
           Qtemp = 0;
           end
        else
           begin
           Qtemp = D;
           end
    assign Q = Qtemp;
    assign Qtran = ~Q;
 endmodul e
The T flip-flop code:
`timescale 1ns / 1ps
module Ass_4_1_T(
input clk,
input T,
```



```
input reset,
output wire Q,
output wire Qtran
     );
    Ass_4_1_D test1(
       .clk(clk),
       .reset(reset),
       .D((\sim T \& Q) | (T \& \sim Q)),
       .Q(Q),
       .Qtran(Qtran));
Endmodule
 `timescale 1ns / 1ps
module Ass_4_1_T(
input clk,
input T,
input reset,
output wire Q,
output wire Qtran
   );
   Ass_4_1_D test1(
     .clk(clk),
   .reset(reset),
    .D((~T & Q) | (T & ~Q)),
    .Q(Q),
     .Qtran(Qtran));
 endmodule
```

## **SIMULATION**

During the simulation, reset should be set first and then be 0;

#### Code:

```
`timescale 1ns / 1ps
module Ass_4_1_sim(
```

);



```
Tsim,clksim;
reg
reg resetsim;
wire Qsim;
wire Qtransim;
Ass_4_1_T test2(
.T(Tsim),
.clk(clksim),
.reset(resetsim),
.Q(Qsim),
.Qtran(Qtransim)
);
initial
    begin
    clksim = 1'b0;
    resetsim = 1'b1;
    #5
    resetsim = 1'b0;
    repeat(200)
         begin
         #5
         clksim = ~clksim;
         $display($time," %d %d %d %d",Qsim,Qtransim,Tsim,clksim);
         end
    end
```

```
initial

begin

Tsim = 1'b0;

repeat(100)

begin

#10

Tsim = ~Tsim;

end

end
```

endmodule


```
timescale 1ns / 1ps
module Ass_4_1_sim(
    );
reg Tsim, clksim;
reg resetsi 0
wire Qsim;
wire Qtransim;
Ass_4_1_T test2(
T(Tsim),
.clk(clksim),
reset(resetsim),
Q(Qsim),
 .Qtran(Qtransim)
initial
    clksim = 1'b0;
    resetsim = 1'b1;
    resetsim = 1'b0;
    repeat(200)
        begin
        #5
        clksim = ~clksim;
        $display($time, " %d %d %d %d", Qsim, Qtransim, Tsim, clksim);
        end
    end
initial
    begin
    Tsim = 1'b0;
   repeat(100)
       begin
        #10
         Tsim = ~Tsim;
Ass_4_1_T.v × Ass_4_1_sim.v* × Ass_4_1_simtest.v × Ass_4_1_D.v × Untitled 27
Q | 🔛 | Q | Q | 💥 | 📲 | 14 | M | 🚾 | 🖆 | +F | 🕼
Q | 🔛 | Q | Q | X | 📲 | H | N | 🖆 | 🖆 | H | 🕼 | 6 | 16
```

all of the code and waves is correct, after my calculate all of them are right.



Decibel of wave:

#### The waves are correct after verification.



The graphs upper of this sentence is values in system task

FINALLY all of the code and waves is correct, after my calculate all of them are right.

#### PROBLEMS AND SOLUTIONS

## Task1:

1. If we don't give D and T flip-flop a reset input, we cannot make it have output.

Because in the first no output is defined but T flip-flop need output to be input.

Solutions: add two reset input in D and T flip-flop.

2. Sometimes it will happen some strange things

Solutions: close vivado and open it again or even reboot computer

#### **ADDITION**

Describe of waves and codes in Simulation is provide

Problems and solution are provided

Description of waves are provided

# PART 2: DIGITAL DESIGN LAB (TASK2)

The words before codes and graph

- 1. Using UDP do not like others, make sure the order of input and output.
- 2. When using udp way to design it, there can not appear other variables to stand the input values.
- 3. the UDP file cannot be used in synthesized, just the data flow way can be used in the last steps.
- 4. Use a reg variable to make it.



# DESIGN THE COUNT.

# **Code:** `timescale 1ns / 1ps primitive Ass\_4\_2\_V( Q, J, K, clk, set, reset ); output Q; input J; input K; input clk; input set; input reset; reg Q; initial Q = 0; table ??(?0)??:?:-; (??) ? ? ? ? : ? : -;

```
?(??)??:?:-;
 // J K clk set reset
    ??(01)10:?:1;
     1 0 (01) ? ? : ? : 1;
     // set zhiwei
    ??(01)01:?:0;
     0 1 (01) ? ? : ? : 0;
     // reset fuwei
    0 0 (01) 0 0 : ? : -;
    // J 0 K 0,no set and reset Q(t+1) = Q(t)
     1 1 (01) 0 0 : 1 : 0;
     1 1 (01) 0 0 : 0 : 1;
   // J 1 K 1, no set and reset Q(t+1) = \sim Q(t)
     endtable
endprimitive
```

```
Ass_4_2_V.v
             × Ass_4_2_sim.v
                                  × Untitled 9
C://Users/Nanoseeds/XilinxProject/Ass_4_2/Ass_4_2.srcs/sources_1/new/Ass_4_2_V.v
Q 🗎 🔸 → 🐰 🖺 🛍 // 🖩 🗘
           timescale 1ns / 1ps
          primitive Ass_4_2_V(
 3
          J,
5
          clk,
6
          set.
8
          reset
             );
9
10
              output Q;
             input J;
11
12
             input K;
13
             input clk;
14
             input set;
15
             input reset;
16
             reg Q;
17
             initial Q = 0;
18
            table
              ? ? (?0) ? ? : ? : -;
19
              (??) ? ? ? ? : ? : -;
20
              ? (??) ? ? ? : ? : -;
21
22
           // J K clk set reset
              ? ? (01) 1 0 : ? : 1;
23
              1 0 (01) ? ? : ? : 1;
24
              // set zhiwei
25
              ? ? (01) 0 1 : ? : 0;
26
              0 1 (01) ? ? : ? : 0;
27
              // reset fuwei
28
              0 0 (01) 0 0 : ? : -;
29
30
              // J 0 K 0, no set and reset Q(t+1) = Q(t)
31
              1 1 (01) 0 0 : 1 : 0;
32
              1 1 (01) 0 0 : 0 : 1;
33
             // J 1 K 1, no set and reset Q(t+1) = Q(t)
34
              endtable
35 🦳
           endprimitive
36
```

# **SIMULATION**

# **Code:**

```
`timescale 1ns / 1ps
module Ass_4_2_sim(
);
```

reg Jsim;



```
reg Ksim;
reg clksim;
reg setsim;
reg resetsim;
wire Qsim;
Ass_4_2_V test1(
.J(Jsim),
.K(Ksim),
.clk(clksim),
.set(setsim),
.reset(resetsim),
.Q(Qsim)
);
initial
begin
    clksim = 1'b0;
    repeat(200)
    begin
         #5
         clksim = ~clksim;
     end
```

end

```
initial
begin
     setsim = 1'b1;
    resetsim = 1'b0;
    {Jsim,Ksim} = 2'b00;
    #10
     setsim = 1'b0;
repeat(5)
begin
    repeat(4)
    begin
         #10
         {Jsim,Ksim} = {Jsim,Ksim} + 1'b1;
          $display($time," %d %d %d %d",Jsim,Ksim,clksim,Qsim);
    end
    repeat(4)
    begin
         #10
         {Jsim,Ksim} = {Jsim,Ksim} + 2'b10;
         $display($time," %d %d %d %d",Jsim,Ksim,clksim,Qsim);
    end
    repeat(4)
```

```
begin

#10

{Jsim,Ksim} = {Jsim,Ksim} +2'b11;

$display($time," %d %d %d %d",Jsim,Ksim,clksim,Qsim);

end

repeat(4)

begin

#10

{Jsim,Ksim} = {Jsim,Ksim} +1'b0;

$display($time," %d %d %d %d",Jsim,Ksim,clksim,Qsim);

end

end


end

end

end
```


```
Ass_4_2_V.v
              × Ass_4_2_sim.v *
                                  × Untitled 9
C:/Users/Nanoseeds/XilinxProject/Ass_4_2/Ass_4_2.srcs/sim_1/new/Ass_4_2_sim.v
     timescale 1ns / 1ps
1
2 🖯
          module Ass_4_2_sim(
             );
3
             reg Jsim;
 4
5
             reg Ksim;
             reg clksim;
6
             reg setsim;
8
             reg resetsim;
9
              wire Qsim;
             Ass_4_2_V test1(
10
11
             .J(Jsim),
12
              .K(Ksim),
13
             .clk(clksim),
14
              .set(setsim),
15
             .reset(resetsim),
16
             .Q(Qsim)
17
             ):
18 🖯
             initial
19 🖨
             begin
                clksim = 1'b0;
20
                repeat(200)
21 🖯
22 🖯
                begin
23
                    #5
                    clksim = ~clksim;
24
25
26
            end
27 E
            initial
28
            begin
29
               setsim = 1'b1;
30
               resetsim = 1'b0;
31
               {Jsim, Ksim} = 2'b00;
               #10
32
33
                setsim = 1'b0;
34 🖵
            repeat(5)
35
            begin
36
                repeat(4)
                begin
37 🗀
38
                    {Jsim, Ksim} = {Jsim, Ksim} +1'b1;
39
                    $display($time, " %d %d %d %d", Jsim, Ksim, clksim, Qsim);
40
41 — O
42 — O
                repeat(4)
43
                begin
44
      0
```

```
Ass_4_2_V.v × Ass_4_2_sim.v* × Untitled 9 ×
 C:/Users/Nanoseeds/XilinxProject/Ass_4_2/Ass_4_2.srcs/sim_1/new/Ass_4_2_sim.v
 Q
         22 🖨
 23
                    clksim = ~clksim;
 24
25 🖹
26 📄
            end
27 🖯
            initial
28
            begin
               setsim = 1'b1;
29
 30
               resetsim = 1'b0;
 31
              {Jsim, Ksim} = 2'b00:
 32
               #10
 33
                setsim = 1'b0;
 34 🖯
            repeat(5)
 35 🖯
            begin
 36 🖨
               repeat(4)
 37 🖯
               begin
 38
 39
                   {Jsim, Ksim} = {Jsim, Ksim} +1'b1;
                   $display($time, " %d %d %d %d", Jsim, Ksim, clksim, Qsim);
 40
 41 P O 42 P O
               repeat(4)
 43
               begin
      0
 44
      0
                  {Jsim, Ksim} = {Jsim, Ksim} +2'b10;
 45
                   $display($time, " %d %d %d %d", Jsim, Ksim, clksim, Qsim);
 46
 47
               end
               repeat(4)
 48 🖯
 49 🖯
               begin
 50
      0
                  {Jsim, Ksim} = {Jsim, Ksim} +2'b11;
 51
      0
                   $display($time, " %d %d %d %d", Jsim, Ksim, clksim, Qsim);
 52
 53 🚊 🔾
               end
 54 🖯 🔾
               repeat(4)
55 🖯 🔾
               begin
      0
                   {Jsim, Ksim} = {Jsim, Ksim} +1'b0;
                   $display($time, " %d %d %d %d", Jsim, Ksim, clksim, Qsim);
59 🗀 🔾
 60 🚊 🔾
            end
61 📋 🔾
          end
 62 📄
          endmodule
         63
Ass_4_2_V.v × Ass_4_2_sim.v* × Untitled 9 ×
```





The waves is correct, after my calculate all of them are right



FINALLY, all of the code and waves is correct, after me calculate all of them are right.

#### The waves are correct after verification.

# THE DESCRIPTION OF OPERATION

I: build a udp file using the input and output state

II: write the testbench to test it

III: take photos and write the word in paper.

#### PROBLEMS AND SOLUTIONS

#### Task2:

1. Sometimes it will happen some strange things

Solutions: close vivado and open it again or even reboot computer

2. When creat a sim files in the folder, the udp file will go to non-files folder

Solutions: just add the \_v file into the sim file then the simulation will be ok to run

3. The simulation has so much red (means unknown state)

Solutions: add state to ignore negative edge of clk and changes on steady clk

#### **ADDITION**

Describe of waves and codes in Simulation is provide

Problems and solution are provided

Description of waves are provided

# PART 2: DIGITAL DESIGN LAB (TASK3)

The words before codes and graph

1. Write the state table




- 2. Try to find the state equation
- 3. Make it in structured style using the D-flip-flop used in Ass\_4\_1
- 4. Write a behavior modeling
- 5. Write the testbench and write the work

# The state tables

reset	x_in	state (state now)	state(t+1) (output and next state)
1	?	?	00
0	0	?	- (do not change)
0	1	00	01
0	1	01	11
0	1	11	10
0	1	10	00

And the graph



We can get the equation that

$$Q[0](t+1) = \{(x\_in) \ \& \ (\sim Q[1](t))\} \mid \{(\sim x\_in) \ \& (Q[0](t))\}$$

$$Q[1](t+1) = \{(x\_in) \ \& (Q[0](t)) \ \} \mid \{(\sim x\_in) \ \& (Q[1](t))\}$$

After simply it is

$$Q[0] = \{x_in \& \sim Q[1]\} \mid \{\sim x_in\} \& Q[0]\}$$

$$Q[1] = \{x_in \& Q[0]\} | \{\sim x_in \& Q[1]\}$$

So the first x\_in input of D-flip-flop should be  $\{x_i \in \mathcal{Q}[1]\} \mid \{-x_i \in \mathcal{Q}[0]\}$  and output is Q[0]

The second one's x\_in should be  $\{x_i \in Q[0]\} \mid \{x_i \in Q[1]\}$  and output is Q[1]

In structured design

## DESIGN THE COUNT.

# 1. structured style Code:

I the D-flip-flop-code

`timescale 1ns / 1ps

module Ass\_4\_3\_D(



```
input clk,
input D,
input reset,
output wire Q,
output wire Qtran
    );
    reg Qtemp;
    always @(posedge clk,posedge reset,negedge reset)
    begin
         if (reset)
              begin
              Qtemp = 0;
              end
         else
              begin
              Qtemp = D;
              end
    end
    assign Q = Qtemp;
    assign Qtran = \simQ;
endmodule
```

```
× Untitled 15
Ass_4_3_v.v
         × Ass_4_3_sim.v
                          × Ass_4_3_D.v
                                        \times Ass_4_3_ff.v
C:/Users/Nanoseeds/XilinxProject/Ass_4_3/Ass_4_3.srcs/sources_1/new/Ass_4_3_D.v
   `timescale 1ns / 1ps
2 module Ass_4_3_D(
    input clk,
   input D,
   input reset,
   output wire Q,
    output wire Qtran
       ):
8
       reg Qtemp;
9
10 🖯
       always @(posedge clk, posedge reset, negedge reset)
11 🖶
       begin
12 🖯
         if (reset)
13 🖵
             begin
             Qtemp = 0;
14
15
             end
16
          else
17 🖯
18
             Qtemp = D;
19 📄
20 📄
       end
21
       assign Q = Qtemp;
       assign Qtran = ~Q;
22
23 😑 endmodule
```

# II. the main design code:

```
`timescale 1ns / 1ps

module Ass_4_3_ff(

input x_in,

input clk,

input reset,

output [1:0]state

);

wire useless;

Ass_4_3_D test1(

.D((x_in & ~state[1]) | (~x_in & state[0])),
```



```
.clk(clk),
.reset(reset),
.Q(state[0]),
.Qtran(useless)
);
Ass_4_3_D test2(
.D((x_in & state[0]) | (~x_in & state[1])),
.clk(clk),
.reset(reset),
.Q(state[1]),
.Qtran(useless)
);
endmodule
```

```
Ass_4_3_v.v \times Ass_4_3_sim.v \times Ass_4_3_D.v \times Ass_4_3_ff.v^*
                                                              × Untitled 15
C:/Users/Nanoseeds/XilinxProject/Ass_4_3/Ass_4_3.srcs/sources_1/new/Ass_4_3_ff.v
            `timescale 1ns / 1ps
2 — module Ass_4_3_ff(
    input x_in,
    input clk,
    input reset,
    output [1:0]state
       );
        wire useless;
    Ass_4_3_D test1(
    .D((x_in & ~state[1]) | (~x_in & state[0])),
    . clk(clk),
11
12
    .reset(reset),
13
    .Q(state[0]),
    .Qtran(useless)
14
15
    );
   Ass_4_3_D test2(
16
17
   ; .D((x_in & state[0]) | (~x_in & state[1])),
    .clk(clk),
18
    .reset(reset),
19
   .Q(state[1]),
    .Qtran(useless)
21
22
   );
23 😑 endmodule
```

# 2. the behavior-design-code

```
`timescale 1ns / 1ps

module Ass_4_3_v(

input clk,

input reset,

input x_in,

output[1:0] state

);

reg [1:0] state,next_state;

parameter S0 = 2'b00,S1 = 2'b01,S2 = 2'b10,S3 = 2'b11;

always @(posedge clk,posedge reset)
```

```
begin
     if (reset)
     begin
          state <= S0;
     end
     else
     begin
          state <= next_state;</pre>
     end
end
always @(state,x_in)
  begin
      if (x_in)
      begin
           case(state)
           S0 :next_state <= S1;
           S1 :next_state <= S3;
           S3 :next_state <= S2;
           S2 :next_state <= S0;
           endcase
      end
```

else

begin

next\_state <= state;

end

end

endmodule

```
x Ass_4_3_D.v x Ass_4_3_ff.v*
                                                              × Untitled 15
Ass_4_3_v.v *
             X Ass_4_3_sim.v
C:/Users/Nanoseeds/XilinxProject/Ass_4_3/Ass_4_3.srcs/sources_1/new/Ass_4_3_v.v
     timescale 1ns / 1ps
2 🖯
         module Ass_4_3_v(
3
         linput clk,
         input reset,
         input x_in,
5
         output[1:0] state
           );
           reg [1:0] state, next_state;
8
           parameter S0 = 2' b00, S1 = 2' b01, S2 = 2' b10, S3 = 2' b11;
9
10 🖯
         always @(posedge clk, posedge reset)
11 🖨
         begin
12 🖨
            if (reset)
13 🖯
            begin
               state <= S0;
14
15 🖨
            end
16
            else
17 🖯
            begin
18
              state <= next_state;
19 📋
20 📄
         end
21
22
         always @(state, x_in)
23 🗦
         begin
            if (x_in)
24 🖯
            begin
25 🖯
26 🖨
                case(state)
                SO :next_state <= S1;
27
               S1 :next_state <= S3;
28
               S3 :next_state <= S2;
29
30
               S2 :next_state <= S0;
31 🗎 🔾
                endcase
32
             end
     0
33
             else
34 🖵
            begin
35
               next_state <= state;
36
             end
37
          end
38
39 📄
        endmodule
```

#### **SIMULATION**

Because both of the file use the same input name so the simulation use an line of // code to switch the simulation.

## **Code:**



```
`timescale 1ns / 1ps
module Ass_4_3_sim(
    );
reg clksim;
reg resetsim;
reg x_in_sim;
wire [1:0]statesim;
Ass_4_3_v test1(
//Ass_4_3_ff test1(
.clk(clksim),
.reset(resetsim),
.x_in(x_in_sim),
.state(statesim));
initial
begin
    clksim = 1'b0;
    repeat(200)
    begin
         #5
         clksim = ~clksim;
    end
```

end

```
initial
```

```
begin
```

endmodule

```
resetsim = 1'b1;
    x_in_sim = 1'b0;
    #10
    resetsim = 1'b0;
    repeat(100)
    begin
         #10
         x_in_sim = ~x_in_sim;
    end
end
```

```
× Untitled 15
Ass_4_3_v.v *
                                  \times Ass_4_3_D.v \times Ass_4_3_ff.v*
              × Ass_4_3_sim.v
C:/Users/Nanoseeds/XilinxProject/Ass_4_3/Ass_4_3.srcs/sim_1/new/Ass_4_3_sim.v
              timescale 1ns / 1ps
2 🗦
          module Ass_4_3_sim(
4
             );
5
          reg clksim;
6
          reg resetsim;
         reg x_in_sim;
          wire [1:0]statesim;
8
          Ass_4_3_v test1(
9
         //Ass_4_3_ff test1(
10
          clk(clksim),
11
          reset(resetsim),
12
13
          x_in(x_in_sim),
14
         .state(statesim));
         initial
15 🖯
16 🖨
         begin
17
            clksim = 1'b0;
18 🖯
            repeat(200)
19 🖨
            begin
20
                 #5
21
                 clksim = ~clksim;
22
             end
          end
23
24
         initial
25 🖨
         begin
            resetsim = 1'b1;
26
            x_in_sim = 1'b0;
27
            #10
28
            resetsim = 1'b0;
29
             repeat(100)
30 🗀
31 🖯
             begin
                 #10
32
                 x_in_sim = ~x_in_sim;
33
34
35 🗎
          end
36 📄
          endmodule
```



The upper one is using behavior design and the other use structured design.





It is obvious that the two graph is the same although they are come from two different .v file because the function of them are same.

The waves is correct, after my calculate all of them are right

FINALLY all of the code and waves is correct, after my calculate all of them are right the input and output is easy enough to understand so it don't need display in the TCL console.

# THE DESCRIPTION OF OPERATION

- 1. Make it in structured style using the D-flip-flop used in Ass\_4\_1.
- 2. Write a behavior modeling
- 3. Write the testbench and write the work

# PROBLEMS AND SOLUTIONS

#### Task3:

1. Sometimes it will happen some strange things

Solutions: close vivado and open it again or even reboot computer

2. The Qtran is useless

Solutions: use a wire variable "useless" to get connect with it.



3. Maybe someone will don't know one or two stages

Solutions: whether stage is ok if it is written without mistake

# **ADDITION**

Describe of waves and codes in Simulation is provide

Problems and solution are provided