



DIGITAL DESIGN

ASSIGNMENTREPORT

ASSIGNMENT ID: 4

Student Name:李田所

Student ID: 11451419

PART 1: DIGITAL DESIGN THEORY

Provide your answers here:

1. The Feature table of the T flip-flop is as the form

T	Q(t)	Q(t+1)
0	Q(t)	Q(t)
1	Q(t)	Q'(t)

We can get the complement output of a T flip-flop is just make complement of a T flip-flop, Q(t+1) is the next Q and the output at the same time. So do Q'(t+1) for implement T flip-flop.

T	Q(t)	Q(t+1)
0	Q(t)	Q'(t)
1	Q(t)	Q(t)

So, if we view the T and Q(t) are variables, then table of complement output of T flip-flop is.

T	Q(t)	Q'(t+1)
0	0	1
0	1	0
1	0	0
1	1	1

Then we find the minimum sums in

	0	1
0	$TQ(t) (\checkmark)$	$TQ'(t)$
1	$T'Q(t)$	$T'Q'(t) (\checkmark)$

We can find Q'(t+1) is the $m_0 + m_3$ which is $TQ(t)$ and $T'Q'(t)$ (in there whether 0 or 1 stand T is ok).

$$\text{So } Q'(t+1) = T'Q'(t) + TQ(t)$$

2. Because the T flip-flop don't have reset function.

So we should suppose all the states of the A(t) and B(t).


A(t)	B(t)	$T_A = (A(t) \parallel B(t))$	$T_B = (A'(t) \parallel B(t))$	A(t+1)	B(t+1)	Output: B'(t)
0	0	0	1	0	1	0
0	1	1	1	1	0	1
1	0	1	0	0	0	1
1	1	1	1	0	0	1

It is easy to analysis that T_A : the reverse signal of A(t) is $A(t) \parallel B(t)$ and T_B is $A'(t) \parallel B(t)$

In this state table, the input is the function of A and B's output .because the T flip-flop have one input and this input is filled by the output of A and B.

In this circuit exist a possible output B'(t).

The state diagram is



In this circuit the whether the start state is what, it will fall in the circulate in few steps.

The circulate is

$A(t) = 0, B(t) = 0 \rightarrow A(t) = 0, B(t) = 1 \rightarrow A(t) = 1, B(t) = 0 \rightarrow A(t) = 0, B(t) = 0$

And the output is $1 \rightarrow 0 \rightarrow 1 \rightarrow 1 \rightarrow 0 \rightarrow 1 \rightarrow 1 \rightarrow 0 \rightarrow 1$ such a circulate.

The circulate will jump in those steps in every posedge of input clk.

3.


The equation of JK flip-flop is $Q(t+1) = JQ'(t) + K'Q(t)$

So $Q_A(t+1) = J_A Q_A'(t) + K_A' Q_A(t) = x Q_A'(t) + Q_B(t) Q_A(t)$.

$Q_B(t+1) = J_B Q_B'(t) + K_B' Q_B(t) = x' Q_B'(t) + Q_A(t) Q_B(t)$.

Q_A	Q_B	x	Q_{A+1}	Q_{B+1}
0	0	0	0	1
		1	1	0
0	1	0	0	0
		1	1	0
1	0	0	0	1
		1	0	0
1	1	0	1	1
		1	1	1

Because the question don't give any information about output, so in this diagram output is $B'(t)$ the only possibly output.



PART 2: DIGITAL DESIGN LAB (TASK1)

The words before codes and graph

1. In task1 we should build a D flip-flop first
2. use the D flip-flop to build T flip-flop.
3. Write testbench to test it.

DESIGN

Words before codes:

in this part if D and T flip-flop don't add any reset, the T can not do its function at all because the initial state of T's output is unstable.

The D flip-flop code:

```
`timescale 1ns / 1ps

module Ass_4_1_D(
    input clk,
    input D,
    input reset,
    output wire Q,
    output wire Qtran
);
    reg Qtemp;

    always @(posedge clk,posedge reset,negedge reset)
    begin
        if (reset)
            begin
```

```

        Qtemp = 0;

    end

else

    begin

        Qtemp = D;

    end

end

assign Q = Qtemp;

assign Qtran = ~Q;

endmodule

```

```

`timescale 1ns / 1ps
module Ass_4_1_D(
input clk,
input D,
input reset,
output wire Q,
output wire Qtran
);
    reg Qtemp;
    always @(posedge clk, posedge reset, negedge reset)
    begin
        if (reset)
            begin
                Qtemp = 0;
            end
        else
            begin
                Qtemp = D;
            end
        end
    end
    assign Q = Qtemp;
    assign Qtran = ~Q;
endmodule

```

The T flip-flop code:

```

`timescale 1ns / 1ps

module Ass_4_1_T(

input clk,

input T,

```

```

input reset,

output wire Q,

output wire Qtran

    );

    Ass_4_1_D test1(

        .clk(clk),

        .reset(reset),

        .D((~T & Q) | (T & ~Q)),

        .Q(Q),

        .Qtran(Qtran));

```

Endmodule

```

`timescale 1ns / 1ps
module Ass_4_1_T(
input clk,
input T,
input reset,
output wire Q,
output wire Qtran
);
    Ass_4_1_D test1(
        .clk(clk),
        .reset(reset),
        .D((~T & Q) | (T & ~Q)),
        .Q(Q),
        .Qtran(Qtran));
endmodule
////////////////////

```

SIMULATION

During the simulation, reset should be set first and then be 0;

Code:

```

`timescale 1ns / 1ps

module Ass_4_1_sim(

);

```

```

reg    Tsim,clkstim;

reg resetsim;

wire Qsim;

wire Qtransim;

Ass_4_1_T test2(

.T(Tsim),

.clk(clkstim),

.reset(resetsim),

.Q(Qsim),

.Qtran(Qtransim)

);


initial

    begin

        clkstim = 1'b0;

        resetsim = 1'b1;

        #5

        resetsim = 1'b0;

        repeat(200)

            begin

                #5

                clkstim = ~clkstim;

                $display($time," %d %d %d %d",Qsim,Qtransim,Tsim,clkstim);

            end

        end

    end

```



```
initial
    begin
        Tsim = 1'b0;
        repeat(100)
            begin
                #10
                Tsim = ~Tsim;
            end
        end
    end
endmodule
```



```

`timescale 1ns / 1ps
module Ass_4_1_sim(

);
reg Tsim, clksim;
reg resetsim 0
wire Qsim;
wire Qtransim;
Ass_4_1_T test2(
    T(Tsim),
    clk(clksim),
    reset(resetsim),
    Q(Qsim),
    Qtran(Qtransim)
);

initial
begin
    clksim = 1'b0;
    resetsim = 1'b1;
    #5
    resetsim = 1'b0;
    repeat(200)
        begin
            #5
            clksim = ~clksim;
            $display($time, " %d %d %d %d", Qsim, Qtransim, Tsim, clksim);
        end
    end
initial
begin
    Tsim = 1'b0;
    repeat(100)
        begin
            #10
            Tsim = ~Tsim;
        end
    end
endmodule
////////////////////////////////////

```



all of the code and waves is correct, after my calculate all of them are right.

Decibel of wave:

The waves are correct after verification.

	Messages	Log	Messages	Log	Messages	Log	Messages	Log
run 1000ns	160 0 1 0 1		325 0 1 0 0		490 0 1 1 1		655 1 0 1 0	
10 0 1 1 1	165 0 1 0 0		330 0 1 1 1		495 1 0 1 0		660 1 0 0 1	
15 1 0 1 0	170 0 1 1 1		335 1 0 1 0		500 1 0 0 1		665 1 0 0 0	
20 1 0 0 1	175 1 0 1 0		340 1 0 0 1		505 1 0 0 0		670 1 0 1 1	
25 1 0 0 0	180 1 0 0 1		345 1 0 0 0		510 1 0 1 1		675 0 1 1 0	
30 1 0 1 1	185 1 0 0 0		350 1 0 1 1		515 0 1 1 0		680 0 1 0 1	
35 0 1 1 0	190 1 0 1 1		355 0 1 1 0		520 0 1 0 1		685 0 1 0 0	
40 0 1 0 1	195 0 1 1 0		360 0 1 0 1		525 0 1 0 0		690 0 1 1 1	
45 0 1 0 0	200 0 1 0 1		365 0 1 0 0		530 0 1 1 1		695 1 0 1 0	
50 0 1 1 1	205 0 1 0 0		370 0 1 1 1		535 1 0 1 0		700 1 0 0 1	
55 1 0 1 0	210 0 1 1 1		375 1 0 1 0		540 1 0 0 1		705 1 0 0 0	
60 1 0 0 1	215 1 0 1 0		380 1 0 0 1		545 1 0 0 0		710 1 0 1 1	
65 1 0 0 0	220 1 0 0 1		385 1 0 0 0		550 1 0 1 1		715 0 1 1 0	
70 1 0 1 1	225 1 0 0 0		390 1 0 1 1		555 0 1 1 0		720 0 1 0 1	
75 0 1 1 0	230 1 0 1 1		395 0 1 1 0		560 0 1 0 1		725 0 1 0 0	
80 0 1 0 1	235 0 1 1 0		400 0 1 0 1		565 0 1 0 0		730 0 1 1 1	
85 0 1 0 0	240 0 1 0 1		405 0 1 0 0		570 0 1 1 1		735 1 0 1 0	
90 0 1 1 1	245 0 1 0 0		410 0 1 1 1		575 1 0 1 0		740 1 0 0 1	
95 1 0 1 0	250 0 1 1 1		415 1 0 1 0		580 1 0 0 1		745 1 0 0 0	
100 1 0 0 1	255 1 0 1 0		420 1 0 0 1		585 1 0 0 0		750 1 0 1 1	
105 1 0 0 0	260 1 0 0 1		425 1 0 0 0		590 1 0 1 1		755 0 1 1 0	
110 1 0 1 1	265 1 0 0 0		430 1 0 1 1		595 0 1 1 0		760 0 1 0 1	
115 0 1 1 0	270 1 0 1 1		435 0 1 1 0		600 0 1 0 1		765 0 1 0 0	
120 0 1 0 1	275 0 1 1 0		440 0 1 0 1		605 0 1 0 0		770 0 1 1 1	
125 0 1 0 0	280 0 1 0 1		445 0 1 0 0		610 0 1 1 1		775 1 0 1 0	
130 0 1 1 1	285 0 1 0 0		450 0 1 1 1		615 1 0 1 0		780 1 0 0 1	
135 1 0 1 0	290 0 1 1 1		455 1 0 1 0		620 1 0 0 1		785 1 0 0 0	
140 1 0 0 1	295 1 0 1 0		460 1 0 0 1		625 1 0 0 0		790 1 0 1 1	
145 1 0 0 0	300 1 0 0 1		465 1 0 0 0		630 1 0 1 1		795 0 1 1 0	
150 1 0 1 1	305 1 0 0 0		470 1 0 1 1		635 0 1 1 0		800 0 1 0 1	
155 0 1 1 0	310 1 0 1 1		475 0 1 1 0		640 0 1 0 1		805 0 1 0 0	
160 0 1 0 1	315 0 1 1 0		480 0 1 0 1		645 0 1 0 0		810 0 1 1 1	
165 0 1 0 0	320 0 1 0 1		485 0 1 0 0		650 0 1 1 1		815 1 0 1 0	
170 0 1 1 1	325 0 1 0 0		490 0 1 1 1		655 1 0 1 0		820 1 0 0 1	

The graphs upper of this sentence is values in system task

FINALLY all of the code and waves is correct, after my calculate all of them are right.

PROBLEMS AND SOLUTIONS

Task1:

1. If we don't give D and T flip-flop a reset input, we cannot make it have output.

Because in the first no output is defined but T flip-flop need output to be input.

Solutions: add two reset input in D and T flip-flop.

2. Sometimes it will happen some strange things

Solutions: close vivado and open it again or even reboot computer

ADDITION

Describe of waves and codes in Simulation is provide

Problems and solution are provided

Description of waves are provided

PART 2: DIGITAL DESIGN LAB (TASK2)

The words before codes and graph

1. Using UDP do not like others, make sure the order of input and output.
2. When using udp way to design it, there can not appear other variables to stand the input values.
3. the UDP file cannot be used in synthesized, just the data flow way can be used in the last steps.
4. Use a reg variable to make it.

DESIGN THE COUNT.

Code:

```
`timescale 1ns / 1ps

primitive Ass_4_2_V(
    Q,
    J,
    K,
    clk,
    set,
    reset
    );

    output Q;

    input J;

    input K;

    input clk;

    input set;

    input reset;

    reg Q;

    initial Q = 0;

    table

    ?? (?0) ?? : ? : -;

    (??) ??? : ? : -;
```

```

    ? (??) ? ? ? : ? : -;

// J K   clk set reset

    ? ? (01) 1 0 : ? : 1;

    1 0 (01) ? ? : ? : 1;

// set zhiwei

    ? ? (01) 0 1 : ? : 0;

    0 1 (01) ? ? : ? : 0;

// reset fuwei

    0 0 (01) 0 0 : ? : -;

// J 0 K 0, no set and reset  $Q(t+1) = Q(t)$ 

    1 1 (01) 0 0 : 1 : 0;

    1 1 (01) 0 0 : 0 : 1;

// J 1 K 1, no set and reset  $Q(t+1) = \sim Q(t)$ 

    endtable

endprimitive

```

```

Ass_4_2_V.v  x  Ass_4_2_sim.v  x  Untitled 9  x
C:/Users/Nanoseeds/XilinxProject/Ass_4_2/Ass_4_2.srcs/sources_1/new/Ass_4_2_V.v

1  `timescale 1ns / 1ps
2  primitive Ass_4_2_V(
3      Q,
4      J,
5      K,
6      clk,
7      set,
8      reset
9  );
10     output Q;
11     input J;
12     input K;
13     input clk;
14     input set;
15     input reset;
16     reg Q;
17     initial Q = 0;
18     table
19         ?? (??) ?? : ?? : -;
20         (??) ?? : ?? : -;
21         ? (??) ?? : ?? : -;
22     // J K clk set reset
23         ?? (01) 1 0 : ?? : 1;
24         1 0 (01) ?? : ?? : 1;
25         // set zhiwei
26         ?? (01) 0 1 : ?? : 0;
27         0 1 (01) ?? : ?? : 0;
28         // reset fuwei
29         0 0 (01) 0 0 : ?? : -;
30         // J 0 K 0, no set and reset Q(t+1) = Q(t)
31         1 1 (01) 0 0 : 1 : 0;
32         1 1 (01) 0 0 : 0 : 1;
33         // J 1 K 1, no set and reset Q(t+1) = ~Q(t)
34     endtable
35 endprimitive
36

```

SIMULATION

Code:

```
`timescale 1ns / 1ps
```

```
module Ass_4_2_sim(
```

```
);
```

```
reg Jsim;
```

```

reg Ksim;

reg clksim;

reg setsim;

reg resetsim;

wire Qsim;

Ass_4_2_V test1(

.J(Jsim),

.K(Ksim),

.clk(clksim),

.set(setsim),

.reset(resetsim),

.Q(Qsim)

);

initial

begin

    clksim = 1'b0;

    repeat(200)

        begin

            #5

            clksim = ~clksim;

        end

    end

end

```



```

initial

begin

    setsim = 1'b1;

    resetsim = 1'b0;

    {Jsim,Ksim} = 2'b00;

    #10

    setsim = 1'b0;

repeat(5)

begin

    repeat(4)

begin

    #10

    {Jsim,Ksim} = {Jsim,Ksim} + 1'b1;

    $display($time," %d %d %d %d",Jsim,Ksim,clkstim,Qsim);

end

repeat(4)

begin

    #10

    {Jsim,Ksim} = {Jsim,Ksim} + 2'b10;

    $display($time," %d %d %d %d",Jsim,Ksim,clkstim,Qsim);

end

repeat(4)

```

```
begin

    #10

    {Jsim,Ksim} = {Jsim,Ksim} +2'b11;

    $display($time," %d %d %d %d",Jsim,Ksim,clkstim,Qsim);

end

repeat(4)

begin

    #10

    {Jsim,Ksim} = {Jsim,Ksim} +1'b0;

    $display($time," %d %d %d %d",Jsim,Ksim,clkstim,Qsim);

end

end

end

endmodule
```

```
Ass_4_2_V.v x Ass_4_2_sim.v* x Untitled 9 x
C:/Users/Nanoseeds/XilinxProject/Ass_4_2/Ass_4_2.srscs/sim_1/new/Ass_4_2_sim.v

timescale 1ns / 1ps
module Ass_4_2_sim(
);
    reg Jsim;
    reg Ksim;
    reg clksim;
    reg setsim;
    reg resetsim;
    wire Qsim;
    Ass_4_2_V test1(
        .J(Jsim),
        .K(Ksim),
        .clk(clksim),
        .set(setsim),
        .reset(resetsim),
        .Q(Qsim)
    );
    initial
    begin
        clksim = 1'b0;
        repeat(200)
        begin
            #5
            clksim = ~clksim;
        end
    end
    initial
    begin
        setsim = 1'b1;
        resetsim = 1'b0;
        {Jsim, Ksim} = 2'b00;
        #10
        setsim = 1'b0;
        repeat(5)
        begin
            repeat(4)
            begin
                #10
                {Jsim, Ksim} = {Jsim, Ksim} + 1'b1;
                $display($time, " %d %d %d %d", Jsim, Ksim, clk, Qsim);
            end
        end
        repeat(4)
        begin
            #10


```




```

Ass_4_2_V.v x Ass_4_2_sim.v* x Untitled 9 x
C:/Users/Nanoseeds/XilinxProject/Ass_4_2/Ass_4_2.srcs/sim_1/new/Ass_4_2_sim.v

22 begin
23     #5
24     clksim = ~clkstim;
25 end
26 end
27 initial
28 begin
29     setsim = 1'b1;
30     resetsim = 1'b0;
31     {Jsim, Ksim} = 2'b00;
32     #10
33     setsim = 1'b0;
34 repeat(5)
35 begin
36     repeat(4)
37     begin
38         #10
39         {Jsim, Ksim} = {Jsim, Ksim} +1'b1;
40         $display($time, " %d %d %d %d", Jsim, Ksim, clkstim, Qsim);
41     end
42     repeat(4)
43     begin
44         #10
45         {Jsim, Ksim} = {Jsim, Ksim} +2'b10;
46         $display($time, " %d %d %d %d", Jsim, Ksim, clkstim, Qsim);
47     end
48     repeat(4)
49     begin
50         #10
51         {Jsim, Ksim} = {Jsim, Ksim} +2'b11;
52         $display($time, " %d %d %d %d", Jsim, Ksim, clkstim, Qsim);
53     end
54     repeat(4)
55     begin
56         #10
57         {Jsim, Ksim} = {Jsim, Ksim} +1'b0;
58         $display($time, " %d %d %d %d", Jsim, Ksim, clkstim, Qsim);
59     end
60 end
61 end
62 endmodule
63 //////////////////////////////////////

```





The waves is correct, after my calculate all of them are right

The waves are correct after verification.

THE DESCRIPTION OF OPERATION

I: build a udp file using the input and output state

II: write the testbench to test it

III: take photos and write the word in paper.

PROBLEMS AND SOLUTIONS

Task2:

1. Sometimes it will happen some strange things

Solutions: close vivado and open it again or even reboot computer

2. When creat a sim files in the folder, the udp file will go to non-files folder

Solutions: just add the _v file into the sim file then the simulation will be ok to run

3. The simulation has so much red (means unknown state)

Solutions: add state to ignore negative edge of clk and changes on steady clk

ADDITION

Describe of waves and codes in Simulation is provide

Problems and solution are provided

Description of waves are provided

PART 2: DIGITAL DESIGN LAB (TASK3)

The words before codes and graph


1. Write the state table

2. Try to find the state equation
3. Make it in structured style using the D-flip-flop used in Ass_4_1
4. Write a behavior modeling
5. Write the testbench and write the work

The state tables

reset	x_in	state (state now)	state(t+1) (output and next state)
1	?	?	00
0	0	?	- (do not change)
0	1	00	01
0	1	01	11
0	1	11	10
0	1	10	00

And the graph



We can get the equation that

$$Q[0](t+1) = \{(x_in) \& (\sim Q[1](t))\} \mid \{(\sim x_in) \& (Q[0](t))\}$$

$$Q[1](t+1) = \{(x_in) \& (Q[0](t))\} \mid \{(\sim x_in) \& (Q[1](t))\}$$

After simply it is

$$Q[0] = \{x_in \& \sim Q[1]\} \mid \{\sim x_in \& Q[0]\}$$

$$Q[1] = \{x_in \& Q[0]\} \mid \{\sim x_in \& Q[1]\}$$

So the first x_in input of D-flip-flop should be $\{x_in \& \sim Q[1]\} \mid \{\sim x_in \& Q[0]\}$ and output is $Q[0]$

The second one's x_in should be $\{x_in \& Q[0]\} \mid \{\sim x_in \& Q[1]\}$ and output is $Q[1]$

In structured design

DESIGN THE COUNT.

1. structured style Code:

I the D-flip-flop-code

```
`timescale 1ns / 1ps
```

```
module Ass_4_3_D(
```

```

input clk,

input D,

input reset,

output wire Q,

output wire Qtran

);

reg Qtemp;

always @(posedge clk,posedge reset,negedge reset)

begin

    if (reset)

        begin

            Qtemp = 0;

        end

    else

        begin

            Qtemp = D;

        end

    end

    assign Q = Qtemp;

    assign Qtran = ~Q;

endmodule

```

```

1  `timescale 1ns / 1ps
2  module Ass_4_3_D(
3      input clk,
4      input D,
5      input reset,
6      output wire Q,
7      output wire Qtran
8  );
9      reg Qtemp;
10     always @(posedge clk, posedge reset, negedge reset)
11     begin
12         if (reset)
13         begin
14             Qtemp = 0;
15         end
16         else
17         begin
18             Qtemp = D;
19         end
20     end
21     assign Q = Qtemp;
22     assign Qtran = ~Q;
23 endmodule
24 ///////////////////////////////////////////////////////////////////

```

II. the main design code:

```

`timescale 1ns / 1ps

module Ass_4_3_ff(

input x_in,

input clk,

input reset,

output [1:0]state

);

wire useless;

Ass_4_3_D test1(

.D((x_in & ~state[1]) | (~x_in & state[0])),

```

```
.clk(clk),  
  
.reset(reset),  
  
.Q(state[0]),  
  
.Qtran(useless)  
  
);  
  
Ass_4_3_D test2(  
  
.D((x_in & state[0]) | (~x_in & state[1])),  
  
.clk(clk),  
  
.reset(reset),  
  
.Q(state[1]),  
  
.Qtran(useless)  
  
);  
  
endmodule
```

```

1  `timescale 1ns / 1ps
2  module Ass_4_3_ff(
3      input x_in,
4      input clk,
5      input reset,
6      output [1:0] state
7  );
8      wire useless;
9      Ass_4_3_D test1(
10         .D((x_in & ~state[1]) | (~x_in & state[0])),
11         .clk(clk),
12         .reset(reset),
13         .Q(state[0]),
14         .Qtran(useless)
15     );
16     Ass_4_3_D test2(
17         .D((x_in & state[0]) | (~x_in & state[1])),
18         .clk(clk),
19         .reset(reset),
20         .Q(state[1]),
21         .Qtran(useless)
22     );
23 endmodule
24 ///////////////////////////////////////////////////

```

2. the behavior-design-code

```

`timescale 1ns / 1ps

module Ass_4_3_v(

input clk,

input reset,

input x_in,

output[1:0] state

);

reg [1:0] state,next_state;

parameter S0 = 2'b00,S1 = 2'b01,S2 = 2'b10,S3 = 2'b11;

always @(posedge clk,posedge reset)

```

```

begin

    if (reset)

        begin

            state <= S0;

        end

    else

        begin

            state <= next_state;

        end

    end

end

always @(state,x_in)

begin

    if (x_in)

        begin

            case(state)

                S0 :next_state <= S1;

                S1 :next_state <= S3;

                S3 :next_state <= S2;

                S2 :next_state <= S0;

            endcase

        end

    end

```

```
        else  
        begin  
            next_state <= state;  
        end  
    end  
  
endmodule
```



```

Ass_4_3_v.v* x Ass_4_3_sim.v x Ass_4_3_D.v x Ass_4_3_ff.v* x Untitled 15 x
C:/Users/Nanoseeds/XilinxProject/Ass_4_3/Ass_4_3.srcs/sources_1/new/Ass_4_3_v.v

1  timescale 1ns / 1ps
2  module Ass_4_3_v(
3      input clk,
4      input reset,
5      input x_in,
6      output[1:0] state
7  );
8      reg [1:0] state,next_state;
9      parameter S0 = 2'b00,S1 = 2'b01,S2 = 2'b10,S3 = 2'b11;
10     always @(posedge clk,posedge reset)
11     begin
12         if (reset)
13         begin
14             state <= S0;
15         end
16         else
17         begin
18             state <= next_state;
19         end
20     end
21
22     always @(state,x_in)
23     begin
24         if (x_in)
25         begin
26             case(state)
27                 S0 :next_state <= S1;
28                 S1 :next_state <= S3;
29                 S3 :next_state <= S2;
30                 S2 :next_state <= S0;
31             endcase
32         end
33         else
34         begin
35             next_state <= state;
36         end
37     end
38
39 endmodule
40 ///////////////////////////////////////////////////////////////////

```

SIMULATION

Because both of the file use the same input name so the simulation use an line of // code to switch the simulation.

Code:


```

`timescale 1ns / 1ps

module Ass_4_3_sim(

);

reg clksim;

reg resetsim;

reg x_in_sim;

wire [1:0]statesim;

Ass_4_3_v test1(

//Ass_4_3_ff test1(

.clk(clksim),

.reset(resetsim),

.x_in(x_in_sim),

.state(statesim));

initial

begin

    clksim = 1'b0;

    repeat(200)

        begin

            #5

            clksim = ~clksim;

        end

    end

end

```

```
initial

begin

    resetsim = 1'b1;

    x_in_sim = 1'b0;

    #10

    resetsim = 1'b0;

    repeat(100)

        begin

            #10

            x_in_sim = ~x_in_sim;

        end

    end

end

endmodule
```


It is obvious that the two graph is the same although they are come from two different .v file because the function of them are same.

The waves is correct, after my calculate all of them are right

FINALLY all of the code and waves is correct, after my calculate all of them are right

the input and output is easy enough to understand so it don't need display in the TCL console.

THE DESCRIPTION OF OPERATION

1. Make it in structured style using the D-flip-flop used in Ass_4_1.
2. Write a behavior modeling
3. Write the testbench and write the work

PROBLEMS AND SOLUTIONS

Task3:

1. Sometimes it will happen some strange things

Solutions: close vivado and open it again or even reboot computer

2. The Qtran is useless

Solutions: use a wire variable "useless" to get connect with it.

3. Maybe someone will don't know one or two stages

Solutions: whether stage is ok if it is written without mistake

ADDITION

Describe of waves and codes in Simulation is provide

Problems and solution are provided