Configuração 1: M = 128, C = 8, K = 8, IoT = 10 dB, 16-QAM
BCD-MMSE (iter 1), inversa no hardware HLS, quantização AP_TRN, estouro AP_SAT

Bits inteiros (F = 32)
TDLA30-5: N = 192, f_c = 3,5 GHz



Bits fracionários (I = 14)
TDLA30-5: N = 192, f_c = 3,5 GHz



Bits inteiros (F = 32)
TDLA30-75: N = 192, f_c = 28 GHz



Bits fracionários (I = 14)
TDLA30-75: N = 192, f_c = 28 GHz



Bits inteiros (F = 32)
TDLA30-300: N = 168, f_c = 28 GHz



Bits fracionários (I = 14)
TDLA30-300: N = 168, f_c = 28 GHz



Bits inteiros (F = 32)
TDLC300-100: N = 132, f_c = 3,5 GHz



Bits fracionários (I = 14)
TDLC300-100: N = 132, f_c = 3,5 GHz



Bits inteiros (F = 32)
TDLB100-400: N = 24, f_c = 3,5 GHz



Bits fracionários (I = 14)
TDLB100-400: N = 24, f_c = 3,5 GHz



I = 6 (ap_fixed<38,6>)
I = 8 (ap_fixed<40,8>)
I = 10 (ap_fixed<42,10>)
I = 12 (ap_fixed<44,12>)
I = 32 (ap_fixed<64,32>)
referência ideal (float64)

F = 8 (ap_fixed<22,14>)
F = 10 (ap_fixed<24,14>)
F = 12 (ap_fixed<26,14>)
F = 16 (ap_fixed<30,14>)
F = 32 (ap_fixed<46,14>)
referência ideal (float64)