
Energy per inversion [µJ]
30
20
10
5
3
2
FPGA utilization, most used resource [%]
HLS estimate,
not synthesizable
XCU50 capacity
120
100
80
60
40
20
0
Dynamic power [W]
dynamic /
static
5
4.5
4
3.5
3
2.5
2
1.5
1
0.5
0
128 to 204 %
61 to 135 %
20 to 46 %
17 to 39 %
9 to 22 %
7 to 17 %
<18,8>
TRN/SAT <18,8>
<20,8>
<22,12>
<24,12>
<26,12>
<28,14>
TRN/SAT <30,14>
Format
TDLA30-5
TDLA30-10
TDLA30-75
TDLC300-100
TDLA30-300
TDLB100-400