

Diagram illustrating the 32-bit MAR and address bus:

- The **32-Bit MAR (counts in words)** is shown as a register with 32 bits. The first 2 bits are labeled **Discarded**.
- The **32-Bit address bus (counts in bytes)** is shown below the MAR, with 32 lines numbered 0 to 31.
- Arrows indicate that each bit of the MAR is connected to a corresponding line of the address bus.




Tabla 2A Formato de instrucciones

31	12 11	7 6	0
imm[31:12]	rd	opcode	
20	5	7	
U-immediate[31:12]	dest	LUI	
U-immediate[31:12]	dest	AUIPC	

31		25 24		20 19		15 14		12 11		7 6		0	
imm[11:5]		imm[4:0]		rs1		funct3		rd		opcode			
7		5		5		3		5		7			
0000000		shamt[4:0]		src		SLLI		dest		OP-IMM			
0000000		shamt[4:0]		src		SRLI		dest		OP-IMM			
0100000		shamt[4:0]		src		SRAI		dest		OP-IMM			

1. Sobre puertos de lectura y escritura, y simbiosis con banco de registros
2. asd

We note that various microarchitectural techniques exist to dynamically convert unpredictable short forward branches into internally predicated code to avoid the cost of flushing pipelines on a branch mispredict [6, 10, 9] and have been implemented in commercial processors [17]. The simplest techniques just reduce the penalty of recovering from a mispredicted short forward branch by only flushing instructions in the branch shadow instead of the entire fetch pipeline, or by fetching instructions from both sides using wide instruction fetch or idle instruction fetch slots. More complex techniques for out-of-order cores add internal predicates on instructions in the branch shadow, with the internal predicate value written by the branch instruction, allowing the branch and following instructions to be executed speculatively and out-of-order with respect to other code [17].