


Fig. 4-4.









		R-ty	/pe		
funct7	rs2	rs1	funct3	rd	opcode
		I-ty	/pe		
imm[11:	0]	rs1	funct3	rd	opcode
		S-ty	/pe		
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode


			5 69	pe					
٦   إ	mm[10:5]	opcode							
mm i									
			U-ty	ре					
	opcode								

			J-type		
0]	imm[10:1]	1]	imm[19:12]	rd	opcode
][		1[1			
i E		m			

opcode	funct3	Instr Format
LUI	xxx	U
AUIPC	xxx	U
JAL	xxx	J
JALR	xxx	I
LOAD	xxx	I
OP-IMM	not[001,101]	I
OP-IMM	001 or 101	R
OP	xxx	R
STORE	xxx	S
BRANCH	xxx	В
MISC-MEM	xxx	I [N/A]
SYSTEM	xxx	I [N/A]
T~L	la 24 Formata da instrucci	ionac

31	30	25	24	21	20	19	15	5 14	12	11	8	7	6	0	
	funct7			rs2		rs1		funct	3		$^{\mathrm{rd}}$		opco	de l	R-type
			-1												
	imn	ւ[11։	:0]			rsl		funct	3_		rd		opco	de l	I-type
															-
in	nm[11:5]			rs2		rs1		funct	3		imm[4:0	)]	opco	de S	S-type
imm[12	]   imm[10:5	[5]		rs2		rs1		funct	3	imm	$[4:1] \mid \text{in}$	m[11]	opco	de   l	B-type
			imn	ւ[31:1	2]						$^{\mathrm{rd}}$		opco	de   1	U-type
													•		

 $[imm[20]] \qquad imm[10:1] \qquad [imm[11]] \qquad imm[19:12] \qquad \qquad rd \qquad opcode \ \c{J-type}$ 



31			20	19	15	14	12 1	11	7	6	0	
imm[11:0]				rs1		funct3		$^{\mathrm{rd}}$		opcode		
12			5		3		5		7			
I-immediate[11:0]			$\operatorname{src}$ $\operatorname{ADDI/SLTI}[U]$				$\operatorname{dest}$		OP-IMM			
	I-immed	liate[11:0]		src ANDI/ORI/XORI des				I dest		OP-IMM		
31	25	24 20	19	15	14	4 12 1		11 7			0	
fun	ct7	rs2		rs1		funct3		$_{ m rd}$		opcode		
	7 5		5 3				5		7			
000	0000	src2		src1 ADD/SLT		D/SLT/SLTU	CU dest			OP		
000	0000	src2		src1 AN		ND/OR/XOR		$\operatorname{dest}$		OP		
000	0000	src2		$\operatorname{src}1$		SLL/SRL		$\operatorname{dest}$		OP		
010	0000	src2		src1 SUB/SR			A dest			OP		
31	2	5 24	20 1	9	15	14	12	11	,	7 6		
imn	n[11:5]	imm[4:0]		rs1		funct3		$^{\mathrm{rd}}$		opcode		
	7	5		5		3		5		7		
00	00000	shamt[4:0]		$\operatorname{src}$		$\operatorname{SLLI}$		$\operatorname{dest}$		OP-IMM		
00	00000	shamt[4:0	1	$\operatorname{src}$		SRLI		$\operatorname{dest}$		OP-IMM		
01	00000	shamt 4:0	i	$\operatorname{src}$		SRAI		dest		OP-IMM		

A consultar:

1. Sobre puertos de lectura y escritura, y simbiosis con banco de registros




Figura 2.1 – Prototipo de arquitectura con pipeline de 5 etapas

## PUERTOS DE LECTURA? PUERTO DE ESCRITURA?

We note that various microarchitectural techniques exist to dynamically convert unpredictable short forward branches into internally predicated code to avoid the cost of flushing pipelines on a branch mispredict [6, 10, 9] and have been implemented in commercial processors [17]. The simplest techniques just reduce the penalty of recovering from a mispredicted short forward branch by only flushing instructions in the branch shadow instead of the entire fetch pipeline, or by fetching instructions from both sides using wide instruction fetch or idle instruction fetch slots. More complex techniques for out-of-order cores add internal predicates on instructions in the branch shadow, with the internal predicate value written by the branch instruction, allowing the branch and following instructions to be executed speculatively and out-of-order with respect to other code [17].