Fig. 4-4.









Figura 2.1 – Prototipo de arquitectura con pipeline de 5 etapas

prog_add[31:0]

R-type					
funct7	rs2	rs1	funct3	rd	opcode

I-type				
imm[11:0]	rs1	funct3	rd	opcode

S-type					
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode

S-type						
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode

U-type		
imm[31:12]	rd	opcode

J-type			
imm[20]	imm[10:1]	imm[19:12]	rd	opcode

opcode	funct3	Instr Format
LUI	xxx	U
AUIPC	xxx	U
JAL	xxx	J
JALR	xxx	I
LOAD	xxx	I
OP-IMM	not[001,101]	I
OP-IMM	001 or 101	R
OP	xxx	R
STORE	xxx	S
BRANCH	xxx	B
MISC-MEM	xxx	I [N/A]
SYSTEM	xxx	I [N/A]

Tabla 24 – Formato de instrucciones







Integer Register-Immediate Instructions



PUERTOS DE LECTURA?
PUERTO DE ESCRITURA?

A consultar:

1. Sobre puertos de lectura y escritura, y simbiosis con banco de registros
2. asd

We note that various microarchitectural techniques exist to dynamically convert unpredictable short forward branches into internally predicated code to avoid the cost of flushing pipelines on a branch mispredict [6, 10, 9] and have been implemented in commercial processors [17]. The simplest techniques just reduce the penalty of recovering from a mispredicted short forward branch by only flushing instructions in the branch shadow instead of the entire fetch pipeline, or by fetching instructions from both sides using wide instruction fetch or idle instruction fetch slots. More complex techniques for out-of-order cores add internal predicates on instructions in the branch shadow, with the internal predicate value written by the branch instruction, allowing the branch and following instructions to be executed speculatively and out-of-order with respect to other code [17].