

\* Usado para construir circuitos que contienen operadores booleanos, input y output

\* Un output siempre se basa en la salida

\* La entrada es una función de su input


\* Varios outputs:

\* Cada salida tiene su fórmula

\* Parity generator

\* Crea la paridad de bits (par, impar) para añadir a una palabra.

Par:



a	b	c	p
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$p = a'b'c + a'b'c' + ab'c' + abc$$

$$p = a'(b'c + b'c') + a(b'c' + bc)$$

$$p = a'(b \oplus c) + a(b \oplus c)'$$

$$p = a \oplus (b \oplus c)$$

\* Parity checker

\* Verifican correctamente la paridad:

a	b	c	p	OK
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

$$OK = a'b'c'p' + a'b'cp + a'bc'p' + a'bcp + ab'c'p' + ab'cp + abc'p' + abcp$$

$$OK = a'b'(c'p' + cp) + a'b(c'p + cp') + ab'(c'p' + cp) + ab(c'p' + cp)$$

$$OK = a'b'(c \oplus p)' + a'b(c \oplus p) + ab'(c \oplus p) + ab(c \oplus p)'$$

$$OK = (a'b' + ab)(c \oplus p)' + (a'b + ab')(c \oplus p)$$


$$OK = (a \oplus b)'(c \oplus p)' + (a \oplus b)(c \oplus p)$$

$$OK = ((a \oplus b) \oplus (c \oplus p))$$


\* Bit shifter

Shift right → divide por 2

Shift left → Multiplicar x2



Palabra 3 bits:




129

129

d	a	b	c	x	y	z
0	0	0	0			
0	0	0	1			
0	0	1	0			
0	0	1	1			
0	1	0	0			
0	1	0	1			
0	1	1	0			
0	1	1	1			
0	0	0	0			
0	0	0	1			
0	0	1	0			
0	0	1	1			
0	1	0	0			
0	1	0	1			
0	1	1	0			
0	1	1	1			

## Half adder

- Adding two binary digits together with carry



a	b	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$c = ab$$

$$s = ab + ab'$$

$$= a \oplus b$$

Remember:

$0 + 0 = 0$   
 $0 + 1 = 0$   
 $1 + 0 = 0$   
 $1 + 1 = 10$   
 $1 + 0 + 0 = 10$   
 $1 + 0 + 1 = 10$   
 $1 + 1 + 0 = 10$   
 $1 + 1 + 1 = 11$

$c_{in}$	a	b	c	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$c = c_{in}'ab + c_{in}ab' + c_{in}ab' + c_{in}ab$$

$$= c_{in}'ab + c_{in}(ab' + ab') + c_{in}ab$$

$$= (c_{in}' + c_{in})ab + c_{in}(a'b + ab')$$

$$= 1ab + c_{in}(a \oplus b)$$

$$= ab + c_{in}(a \oplus b)$$

$$s = c_{in}'a'b + c_{in}'ab' + c_{in}ab' + c_{in}ab$$


$$= c_{in}'(a'b + ab') + c_{in}(a'b' + ab)$$

$$= c_{in}'(a \oplus b) + c_{in}(a \oplus b)'$$


$$= c_{in} \oplus (a \oplus b)$$

## Decoder:

- Uses the inputs and the respective values to select one specific output line
- Unique output line asserted, set to 1, other to 0
- Defined by number of outputs (3 to 8 Decoder)



I	s1	s0
0	0	1
1	1	0



I1	I0	s3	s2	s1	s0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

3 to 8:

I3	I2	I1	s7	s6	s5	s4	s3	s2	s1	s0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

$$s_7 = I_3 I_2 I_1$$

$$s_6 = I_2 I_1 I_0'$$

$$s_5 = I_2 I_1' I_0$$

$$s_4 = I_2 I_1' I_0'$$

$$s_3 = I_1' I_1 I_0$$

$$s_2 = I_1' I_1' I_0'$$


$$s_1 = I_1' I_1' I_0$$

$$s_0 = I_2' I_1' I_0'$$

## Multiplexer (Mux)

- Selects binary info and directs it to output line

$2^n \times n \rightarrow$  Entrenadas a control




C	I1	I0	S
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$s = c' I_1' I_0 + c' I_1 I_0 + c I_1' I_0 + c I_1 I_0$$


$$= (c' I_1' + c' I_1) I_0 + I_1 (c' I_0 + c I_0)$$

$$= (c \oplus I_1) I_0 + I_1 (c \oplus I_0)$$



• Demultiplex

• Inverso del Mux  $\rightarrow n \times 2^n$





C	I	S1	S0
0	0	0	0
0	1	0	1
1	0	0	0
1	1	0	0

2x4

I3	I2	I1	S3	S2	S1	S0
0	0	0	0	0	0	0
0	0	1	0	0	0	1
0	1	0	0	0	0	0
0	1	1	0	0	1	0
1	0	0	0	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	0	0
1	1	1	1	0	0	0

$S_0 = C_1' C_0' I$   
 $S_1 = C_1' C_0 I$   
 $S_2 = C_1 C_0' I$   
 $S_3 = C_1 C_0 I$



2 bits  
 2 bits  
 2 bits  
 2 bits  
 2 bits

Sum	A+B	0	0
NOT	A	1	0
A OR B		0	1
A AND B		1	1

f1	f0	A1	A0	B1	B0	C	C1	C0
0	1	0	0	0	0	0	0	0
0	1	0	0	0	1	0	0	1
0	1	0	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	0	0	1
0	1	0	1	1	0	0	1	1
0	1	0	1	1	1	0	1	1
0	1	1	0	0	0	0	1	0
0	1	1	0	0	1	0	1	1
0	1	1	0	1	0	0	1	0
0	1	1	0	1	1	0	1	1
0	1	1	1	0	0	0	1	1
0	1	1	1	0	1	0	1	1
0	1	1	1	1	0	0	1	1


f1	f0	A1	A0	B1	B0	C	C1	C0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	1
0	0	0	0	1	0	0	1	0
0	0	0	0	1	1	0	1	1
0	0	0	1	0	0	0	0	1
0	0	0	1	0	1	0	0	1
0	0	0	1	1	0	0	1	0
0	0	0	1	1	1	0	1	1
0	0	1	0	0	0	0	1	0
0	0	1	0	0	1	0	1	1
0	0	1	0	1	0	1	0	0
0	0	1	0	1	1	1	0	1
0	0	1	1	0	0	0	1	1
0	0	1	1	0	1	0	1	1
0	0	1	1	1	0	1	0	0
0	0	1	1	1	1	1	0	1

## Composición de circuitos:

- Componemos funciones en pocas palabras


Ej: Circuito que suma dos palabras de 16 bits con carry

Sum 2:




• Construir 1 más carry

$$\begin{array}{r} a_1 \quad a_0 \\ + \quad b_1 \quad b_0 \\ \hline a_0 + b_0 \text{ mod } 2 \end{array}$$



→ Problema: Si se hacen muchas composiciones, se vuelve muy lento.

\* Más eficiente: 16 Full adder  $\cup$ , 4-4-4, 2-2-2-2-2-2 se puede.



→ Mucho mejor  $\cup$

Ejercicio: Unidad aritmética lógica por composición / Circuito por función

