

- \* Usado para construir circuitos que contienen operadores booleanos, input y output
- \* Un output siempre se basa en la salida
- \* La entrada es una función de su input
- \* Varios outputs
- \* Cada salida tiene su fórmula

### \* Parity generator

- \* Crea la paridad de bits (par, impar) para añadir a una palabra.

Par:



a	b	c	p
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


$$\begin{aligned}
 p &= a'b'c + a'b'c' + ab'c' + abc \\
 p &= a'(b'c + bc') + a(b'c' + bc) \\
 p &= a'(b \oplus c) + a(b \oplus c)' \\
 p &= a \oplus (b \oplus c)
 \end{aligned}$$

### \* Parity checker

- \* Verifica correctamente la paridad:

a	b	c	p	OK
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	1	1
1	1	0	0	0
1	1	1	1	1

$$\begin{aligned}
 OK &= ab'c'p + a'b'cp + a'b'c'p + ab'cp' + ab'c'p' + ab'cp \\
 OK &= ab'(c'p' + cp) + a'b(c'p + cp') + ab'(c'p + cp') + ab(c'p' + cp) \\
 OK &= ab'(c \oplus p) + a'b(c \oplus p) + ab(c \oplus p) + ab(c \oplus p)' \\
 OK &= (a'b' + ab)(c \oplus p) + (ab' + -ab)(c \oplus p) \\
 OK &= (a \oplus b)(c \oplus p) + (a \oplus b)(c \oplus p)' \\
 OK &= ((a \oplus b) \oplus (c \oplus p))
 \end{aligned}$$



Palabra 3 bits:

d	a	b	c	x	y	z
0	0	0	0			
0	0	0	1			
0	0	1	0			
0	0	1	1			
0	1	0	0			
0	1	0	1			
0	1	1	0			
0	1	1	1			
1	0	0	0			
1	0	0	1			
1	0	1	0			
1	0	1	1			
1	1	0	0			
1	1	0	1			
1	1	1	0			
1	1	1	1			



12%

### • Half adder

- Adding two binary digits together with carry

cin	a	b	c	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	1
1	1	1	1	0





cin a b | c s

0 0 0	0 0	$c = \text{cin}'ab + \text{cin}ab' + \text{cin}'ab + \text{cin}ab$
0 0 1	0 1	$= \text{cin}'ab + \text{cin}(ab' + ab) + \text{cin}ab$
0 1 0	0 1	$= (\text{cin}' + \text{cin})ab + \text{cin}(ab' + ab)$
0 1 1	1 0	$= ab + \text{cin}(a \oplus b)$
1 0 0	0 1	$= ab + \text{cin}(a \oplus b)$
1 0 1	1 0	
1 1 0	1 0	$s = \text{cin}'a'b + \text{cin}'ab' + \text{cin}ab' + \text{cin}ab$
1 1 1	1 1	$= \text{cin}'(ab + ab') + \text{cin}(ab' + ab)$
		$= \text{cin}(a \oplus b) + \text{cin}(a \oplus b)'$
		$= \text{cin} \oplus (a \oplus b)$

### Decoders:

- Uses the inputs and the respective values to select one specific output line
- Unique output line asserted, set to 1, other to 0
- Defined by number of outputs ( $3 \rightarrow 8$  Decoder)  $\Rightarrow \boxed{n \times 2^n}$



I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
0	0	0	0	0	0	1
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	0	1	0	0
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0


3 to 8

I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	S <sub>8</sub>	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
0	0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0

$$\begin{aligned}
 S_8 &= I_3 I_2 I_1 \\
 S_7 &= I_2 I_1 I_0 \\
 S_6 &= I_2 I_1 I_0 \\
 S_5 &= I_1 I_0 I_0 \\
 S_4 &= I_1 I_0 I_0 \\
 S_3 &= I_1 I_0 I_0 \\
 S_2 &= I_1 I_0 I_0 \\
 S_1 &= I_1 I_0 I_0 \\
 S_0 &= I_1 I_0 I_0
 \end{aligned}$$


### Multiplexers (Mux)

- Selects binary info and directs it to output line




C	I <sub>1</sub>	I <sub>0</sub>	S
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$\begin{aligned}
 S &= C' I_1' I_0 + C' I_1 I_0 + C I_1 I_0' + C I_1 I_0 \\
 &= (C' I_1' + C I_1) I_0 + I_1 (C' I_0 + C I_0') \\
 &= (C \oplus I_1)' I_0 + I_1 (C \oplus I_0)
 \end{aligned}$$



• De multiplicar:

"Inverso del 'Nx x' -> n x 2"



C	I	S <sub>1</sub>	S <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	0
1	1	0	0

2x4

I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>
0	0	0	0	0	0	0
0	0	1	0	0	0	1
0	1	0	0	0	0	0
0	1	1	0	0	1	0
1	0	0	0	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	0	0
1	1	1	1	0	0	0

$$S_0 = C_1 C_0' I$$

$$S_1 = C_1' C_0 I$$


$$S_2 = C_1 C_0' I$$

$$S_3 = C_1' C_0 I$$

## Examples: ALU

### ► Arithmetic Logic Unit

A simple ALU with four basic operations -AND, OR, NOT and addition carried out on two machine words of 2 bits each. The control lines -A<sub>0</sub> and B<sub>0</sub>- determine which operation is to be performed by the ALU. The signal C0 (00, 01, 11-0) is used for addition (A + B), 01 for NOT A; 10 for A OR B, and 11 for A AND B. The input lines A<sub>0</sub> and A<sub>1</sub> indicate two bits of one word, and B<sub>0</sub> and B<sub>1</sub> indicate the second word. C<sub>0</sub> and C<sub>1</sub> represent de output word and C represents the carry if addition is performed.



Sum A+B	NOT A	A OR B	A AND B
0	1	0	0
0	0	1	0
0	1	0	0

f <sub>1</sub>	f <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	C	C <sub>1</sub>	C <sub>0</sub>
0	1	0	0	0	0	0	0	0
0	1	0	0	0	1	0	0	1
0	1	0	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	0	0	1
0	1	0	1	1	0	0	1	1
0	1	0	1	1	1	0	1	1
0	1	1	0	0	0	0	1	0
0	1	1	0	0	1	0	0	1
0	1	1	0	1	0	0	1	0
0	1	1	0	1	1	0	1	1
0	1	1	1	0	0	0	1	1
0	1	1	1	0	1	0	1	1
0	1	1	1	1	0	0	1	1
0	1	1	1	1	1	0	1	1

f <sub>1</sub>	f <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	C	C <sub>1</sub>	C <sub>0</sub>
0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	1
0	0	0	0	1	0	0	1	0
0	0	0	0	1	1	0	1	1
0	0	0	1	0	0	0	0	1
0	0	0	1	0	1	0	0	1
0	0	0	1	1	0	0	1	1
0	0	0	1	1	1	1	0	0
0	0	1	0	0	0	0	1	0
0	0	1	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	0	1	0	1	1	0	1	0
0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	1
0	0	1	1	1	0	0	1	1
0	0	1	1	1	1	1	0	0

Composición de circuitos:


• Componemos funciones en pocas palabras.

Ej: Circuito que suma dos palabras de 16 bits con carry




• Construir 1 más carry

$$\begin{array}{r} a_1 \quad a_0 \\ + b_1 \quad b_0 \\ \hline a_0 + b_0 \bmod 2 \end{array}$$



Problema: Si se hacen muchas composiciones, se vuelve muy lento.

\* Más eficiente: 16 Full adder U, 4-4-4, 2-2-2-2-2-2-2-2 > punto.



Muchísimo mejor !!

Espero que Usted aritmética lógica por composición / Circuito por función

