

SD Host Controller

Alberto Alfaro Degracia B40167 Juan José Delgado Quesada B42250 Jose Pablo Delgado Chinchilla B32241 Leonardo Hernández Chacón B43262


Partes de un SD Host Controller




CMD Control



Control del CMD



Control Capa Física




Wrapper Paralelo - Serial



Wrapper serial - Paralelo



Simulación proceso del CMD



SD Host Standard Register

- Protocolo de Comunicación
- Driver
- Bloques
- CPU
- Reservados


Offset	15-08 bit	07-00 bit	Offset	15-08 bit	07-00 bit	
002h	SDMA System	Address (High)	000h	SDMA System Address (Low)		
006h	Block	Count	004h	Block Size		
00Ah	Argu	ment1	008h	Argument0		
00Eh	Com	mand	00Ch	Transfer Mode		
012h	Resp	onse1	010h	Response0		
016h	Resp	onse3	014h	Response2		
01Ah	Resp	onse5	018h	Resp	oonse4	
01Eh	Resp	onse7	01Ch	Resp	oonse6	
022h	Buffer D	ata Port1	020h	Buffer Data Port0		
026h	Prese	nt State	024h	Present State		
02Ah	Wakeup Control	Block Gap Control	028h	Power Control	Host Control	
02Eh	Software Reset	Timeout Control	02Ch	Clock Control		
032h	Error Inter	rupt Status	030h	Normal Interrupt Status		
036h	Error Interrupt	Status Enable	034h	Normal Interrupt Status Enable		
03Ah	Error Interrupt	Signal Enable	038h	Normal Interru	pt Signal Enable	
03Eh	The state of the s	-	03Ch	Auto CMD12 Error Status		
042h	Capa	bilities	040h	Capabilities		
046h	Capabilities	(Reserved)	044h	Capabilities (Reserved)		
04Ah	Maximum Curr	ent Capabilities	048h	Maximum Current Capabilities		
04Eh	Maximum Current Ca	apabilities (Reserved)	04Ch	Maximum Current Capabilities (Reserved		
052h	Force Event for Er	ror Interrupt Status	050h	Force Event for Aut	o CMD12 Error Status	
		-	054h		ADMA Error Status	
05Ah	ADMA System	Address [31:16]	058h	ADMA System Address [15:00]		
05Eh	ADMA System	Address [63:48]	05Ch	ADMA System Address [47:32]		
		-		111111111111111111111111111111111111111		
0F2h	-		0F0h			
				THE STATE OF THE S		
0FEh	Host Contro	oller Version	0FCh	Slot Inter	rupt Status	

Single register structure


D31				D25	D24	D23	D20	D19	D18	D17	D16
Rsvd					CMD Line Signal Level			Write Protect Switch Pin Level	Card Detect Pin Level	Card State Stable	Card Inserted
D15	D12	D11	D10	D09	D08	D07		D03	D02	D01	D00
Rs	svd	Buffer Read Enable	Buffer Write Enable	Read Transfer Active	Write Transfer Active		Rsvd		DAT Line Active	Command Inhibit (DAT)	Command Inhibit (CMD)

```
wire [(width-1):0] data in;
   wire rst
   wire clk
   wire enb block0
   wire enb block1:
   wire enb block2;
   reg ack;
   wire [6:0] SDCLKfrqselect in
   wire SDCLKenable in:
   wire InternalClockStable in;
   wire InternalClockEnable in;
   wire [6:0] SDCLKfrqselect out
   wire SDCLKenable out:
   wire InternalClockStable out:
   wire InternalClockEnable out;
   reg [(width-1):0] data out;
```

Simulación de registros



ADMA2




Descriptor Line

Address Field		Length		Reserved		Attribute										
63	32	31	16	15	06	05	04	03	02	01	00					
32-bit Address 16-bit Length				000000		Act2	Act1	0	Int	End	Valid					
Valid = 1 indicates this line of descriptor is effective. If Valid ⇒																
				End	ADMA Error Interrupt and stop ADMA to prevent runaway. End=1 indicates to end of descriptor. The Transfer Complete Interrupt is generated when the operation of the descriptor line is completed.											
	/								INT=1 generates DMA Interrupt when the operation of the descriptor line is completed.							

Act2	Act1	Symbol	Comment	Operation
0	0	Nop	No Operation	Do not execute current line and go to next line.
0	1	rsv	reserved	(Same as Nop. Do not execute current line and go to next line.)
1	0	Tran	Transfer Data	Transfer data of one descriptor line
1	1	Link	Link Descriptor	Link to another descriptor


Máquina de Estados.




Estados

State Name	Operation
ST FDS	ADMA2 fetches a descriptor line and set parameters in internal registers.
(Fetch Descriptor)	Next go to ST CADR state.
ST_CADR (Change Address)	Link operation loads another Descriptor address to ADMA System Address register. In other operations, ADMA System Address register is incremented to point next descriptor line. If End=0, go to ST_TFR state. ADMA2 shall not be stopped at this state even if some errors occur.
ST_TFR (Transfer Data)	Data transfer of one descriptor line is executed between system memory and SD card. If data transfer continues (End=0) go to ST_FDS state. If data transfer completes, go to ST_STOP state.
ST_STOP	ADMA2 stays in this state in following cases:
(Stop DMA)	(1) After Power on reset or software reset.
	(2) All descriptor data transfers are completed
	If a new ADMA2 operation is started by writing Command register, go to ST FDS state.

ST_FDS





Lectura/Escritura a registros


```
input [15:0] Block Size Register; //Offset 004h, interesa bit [11:0]
                                                                             SYS ADR<=Initial ADMA System Address;
input [15:0] Block Count Register; //Offset 006h, interesan todos los bits
                                                                             ADMA System Address Register<=SYS ADR;
input [15:0] Transfer_Mode_Register; //Offset 00Ch, interesan los bits 05, 04, 01,00.
                                                                             enb_ADMA_System_Address_Register<=1;
input [31:0] Present State Register; //Offset 024h, interesan los bits 09,08.
input [7:0] Block_Gap_Control_Register; //Offset 02Ah, interesan los bits 0,1.
input [15:0] Command Register;
                              //Offset 00Eh, interesan los bits 6 y 7.
                                                                             if(ack ADMA System Address Register==1)begin
output enb DMA Interrupt;
                                                                                Present State <= Next State:
output enb ADMA Error;
                                                                                enb ADMA System Address Register<=0;</pre>
output enb Transfer complete;
                                                                               end
output enb ADMA System_Address_Register;
                                                     Offset 030h bit 3.
output DMA Interrupt; //Normal Interrupt Status Register
output ADMA Error; //Error Interrupt Status Register
                                                     Offset 032h bit 9.
                                                                             else begin
output Transfer_complete; //Normal_Interrupt_Status_Register
                                                     Offset 030h bit 1.
                                                                                Present State <= Present State;
output [63:0] ADMA_System_Address_Register; // (Offset 058h)
                                                                                    end
```


Transferencia

Buffer <----> Memoria

Comunicación con DAT.

FIFO






Módulo DAT

4 Módulos para conversión de datos

Transición de estados, para habilitar y seleccionar módulos y señales




Prueba escritura en FIFO




Prueba escritura en SD card




Comunicación SD card - DAT - FIFO




SD HOST REGS-CMD





SD HOST REGS-CMD



Organización y Retos

- CMD (Juan José)
- DMA (Leonardo)
- DAT (Alberto)
- Reg (Pablo)

- Utilización de diferentes Buffers
- Simulación del CPU
- Latch inferidos (yosys)

- Reuniones Semanales
- Utilización de Github