

# SD Host Controller


Alberto Alfaro Degracia B40167

Juan José Delgado Quesada B42250


Jose Pablo Delgado Chinchilla B32241

Leonardo Hernández Chacón B43262


# Partes de un SD Host Controller




# CMD Control



# Control del CMD



# Control Capa Física



# Wrapper Paralelo - Serial



# Wrapper serial - Paralelo


Signals

Time  
output\_n[6:0] = 79  
output\_n[6] = 1  
output\_n[5] = 1  
output\_n[4] = 1  
output\_n[3] = 1  
output\_n[2] = 0  
output\_n[1] = 0  
output\_n[0] = 1  
input\_1 = 1  
clk = 1  
push = 0  
reset = 0  
enable = 1

Waves



# Simulación proceso del CMD





# SD Host Standard Register

- Protocolo de Comunicación
- Driver
- Bloques
- CPU
- Reservados

Offset	15-08 bit	07-00 bit	Offset	15-08 bit	07-00 bit
002h	SDMA System Address (High)		000h	SDMA System Address (Low)	
006h	Block Count		004h	Block Size	
00Ah	Argument1		008h	Argument0	
00Eh	Command		00Ch	Transfer Mode	
012h	Response1		010h	Response0	
016h	Response3		014h	Response2	
01Ah	Response5		018h	Response4	
01Eh	Response7		01Ch	Response6	
022h	Buffer Data Port1		020h	Buffer Data Port0	
026h	Present State		024h	Present State	
02Ah	Wakeup Control	Block Gap Control	028h	Power Control	Host Control
02Eh	Software Reset	Timeout Control	02Ch	Clock Control	
032h	Error Interrupt Status		030h	Normal Interrupt Status	
036h	Error Interrupt Status Enable		034h	Normal Interrupt Status Enable	
03Ah	Error Interrupt Signal Enable		038h	Normal Interrupt Signal Enable	
03Eh	---		03Ch	Auto CMD12 Error Status	
042h	Capabilities		040h	Capabilities	
046h	Capabilities (Reserved)		044h	Capabilities (Reserved)	
04Ah	Maximum Current Capabilities		048h	Maximum Current Capabilities	
04Eh	Maximum Current Capabilities (Reserved)		04Ch	Maximum Current Capabilities (Reserved)	
052h	Force Event for Error Interrupt Status		050h	Force Event for Auto CMD12 Error Status	
---	---		054h	---	ADMA Error Status
05Ah	ADMA System Address [31:16]		058h	ADMA System Address [15:00]	
05Eh	ADMA System Address [63:48]		05Ch	ADMA System Address [47:32]	
---	---		---	---	
0F2h	---		0F0h	---	
---	---		---	---	
0FEh	Host Controller Version		0FCh	Slot Interrupt Status	

# Single register structure

D31					D25	D24	D23	D20	D19	D18	D17	D16
Rsvd					CMD Line Signal Level	DAT[3:0] Line Signal Level		Write Protect Switch Pin Level	Card Detect Pin Level	Card State Stable	Card Inserted	
D15	D12	D11	D10	D09	D08	D07	D03		D02	D01	D00	
Rsvd		Buffer Read Enable	Buffer Write Enable	Read Transfer Active	Write Transfer Active	Rsvd			DAT Line Active	Command Inhibit (DAT)	Command Inhibit (CMD)	


```
//REG SIZE
wire [(width-1):0] data_in;

//WIRES
//Regular Blocks
wire rst;
wire clk;
wire enb_block0;
wire enb_block1;
wire enb_block2;
reg ack;
//INPUTS
wire [6:0] SDCLKfrqselect_in;
wire SDCLKenable_in;
wire InternalClockStable_in;
wire InternalClockEnable_in;

//OUTPUTS
wire [6:0] SDCLKfrqselect_out;
wire SDCLKenable_out;
wire InternalClockStable_out;
wire InternalClockEnable_out;


//REG
//OUTPUTS
reg [(width-1):0] data_out;
```

# Simulación de registros



# ADMA2

System Address Register is used as Descriptor Pointer.



# Descriptor Line


Address Field		Length		Reserved		Attribute			
63	32	31	16	15	06	05	04	03	02 01 00
32-bit Address		16-bit Length		000000		Act2	Act1	0	Int End Valid

Valid	Valid=1 indicates this line of descriptor is effective. If Valid=0 generate ADMA Error Interrupt and stop ADMA to prevent runaway.
End	End=1 indicates to end of descriptor. The Transfer Complete Interrupt is generated when the operation of the descriptor line is completed.
Int	INT=1 generates DMA Interrupt when the operation of the descriptor line is completed.

Act2	Act1	Symbol	Comment	Operation
0	0	Nop	No Operation	Do not execute current line and go to next line.
0	1	rsv	reserved	(Same as Nop. Do not execute current line and go to next line.)
1	0	Tran	Transfer Data	Transfer data of one descriptor line
1	1	Link	Link Descriptor	Link to another descriptor



# Máquina de Estados.



# Estados

State Name	Operation
ST_FDS (Fetch Descriptor)	ADMA2 fetches a descriptor line and set parameters in internal registers. Next go to ST_CADR state.
ST_CADR (Change Address)	Link operation loads another Descriptor address to <i>ADMA System Address</i> register. In other operations, <i>ADMA System Address</i> register is incremented to point next descriptor line. If End=0, go to ST_TFR state. ADMA2 shall not be stopped at this state even if some errors occur.
ST_TFR (Transfer Data)	Data transfer of one descriptor line is executed between system memory and SD card. If data transfer continues (End=0) go to ST_FDS state. If data transfer completes, go to ST_STOP state.
ST_STOP (Stop DMA)	ADMA2 stays in this state in following cases: (1) After Power on reset or software reset. (2) All descriptor data transfers are completed If a new ADMA2 operation is started by writing Command register, go to ST_FDS state.


# ST\_FDS

## Signals

Time

```
clk=1
Present_State[3:0]=2
ADMA_Error=1
SYS_ADR[63:0]=0000000000000001
ADMA_System_Address_Register[63:0]=0000000000000001
DAT_ADR[63:0]=0000000000000001
DAT_LEN[15:0]=0001
Act[1:0]=10
End=0
Int=0
Valid=1
Descriptor_Line[95:0]=00000000000000000000
Command_Reg_Write_or_Continue=1
```

## Waves





# Lectura/Escritura a registros

```
input [15:0] Block_Size_Register;    //Offset 004h, interesa bit [11:0]
input [15:0] Block_Count_Register;   //Offset 006h, interesan todos los bits
input [15:0] Transfer_Mode_Register; //Offset 00Ch, interesan los bits 05, 04, 01,00.
input [31:0] Present_State_Register; //Offset 024h, interesan los bits 09,08.
input [7:0] Block_Gap_Control_Register; //Offset 02Ah, interesan los bits 0,1.
input [15:0] Command_Register;       //Offset 00Eh, interesan los bits 6 y 7.
```

```
output enb_DMA_Interrupt;
output enb_ADMA_Error;
output enb_Transfer_complete;
output enb_ADMA_System_Address_Register;
output DMA_Interrupt;    //Normal Interrupt Status Register Offset 030h bit 3.
output ADMA_Error;       //Error Interrupt Status Register Offset 032h bit 9.
output Transfer_complete; //Normal Interrupt Status Register Offset 030h bit 1.
output [63:0] ADMA_System_Address_Register; // (Offset 058h)
```

```
SYS_ADR<=Initial_ADMA_System_Address;
ADMA_System_Address_Register<=SYS_ADR;
enb_ADMA_System_Address_Register<=1;
```

```
if(ack_ADMA_System_Address_Register==1)begin
```

```
    Present_State <= Next_State;
    enb_ADMA_System_Address_Register<=0;
end
```

```
else begin
```

```
    Present_State <= Present_State;
end
```

# Transferencia

```
case(Data_Transfer_Direction_Select)
  0: begin
    Transfer_Mode_Direction<=HOST_TO_CARD;
    end

  1: begin
    Transfer_Mode_Direction<=CARD_TO_HOST;
    end



  default: begin
    Transfer_Mode_Direction<=WAIT;
    end

endcase
```

***Buffer <-----> Memoria***

***Comunicación con DAT.***

# FIFO




# Módulo DAT

**4 Módulos para conversión de datos**


**Transición de estados, para habilitar  
y seleccionar módulos y señales**




# Prueba escritura en FIFO




# Prueba escritura en SD card



# Comunicación SD card - DAT - FIFO



# SD HOST REGS-CMD





# SD HOST REGS-CMD

### Signals

Time	Value
	reset = 0
	clock = 0
	R032h_CPU_out[15:0] = F2A1
	R032h_CPU[15:0] = FEA1
	R024h_CPU_out[31:0] = 00FE0A01
	R024h_CPU[31:0] = CAFECAF1
	R00eh_CPU_out[15:0] = 33CA
	R00eh_CPU[15:0] = 33CA
	new_command = 1
	cmd_out[39:0] = 73BEBEBEBE
	cmd_to_send[39:0] = 73BEBEBEBE
	serial = 0
	count[31:0] = 00000001
	complete = 0
	cmd_pin_out = 0
	output_input = 1
	cmd_pin_in = 0
	parallel[127:0] = 0000000000
	complete = 0
	pad_response[127:0] = 0000000000
	pad_response[127:0] = 0000000000
	enable_response = 0
	response[127:0] = 0000000000
	ack_response = 1

### Waves

The timing diagram shows the following signal transitions:

- clock**: A periodic square wave.
- reset**: A single pulse at the beginning.
- R032h\_CPU\_out** and **R032h\_CPU**: Constant values F2A1 and FEA1 respectively.
- R024h\_CPU\_out** and **R024h\_CPU**: Constant values 00FE0A01 and CAFECAF1 respectively.
- R00eh\_CPU\_out** and **R00eh\_CPU**: Constant values 33CA.
- new\_command**: A pulse that occurs after the initial setup.
- cmd\_out** and **cmd\_to\_send**: Constant values 73BEBEBEBE.
- serial**: A constant value of 0.
- count**: A constant value of 00000001.
- complete**: A signal that transitions from 0 to 1.
- cmd\_pin\_out**: A constant value of 0.
- output\_input**: A constant value of 1.
- cmd\_pin\_in**: A constant value of 0.
- parallel**, **complete**, **pad\_response**, **enable\_response**, and **response**: Constant values of 0000000000.
- ack\_response**: A pulse that occurs at the end of the sequence.

# Organización y Retos

- CMD (Juan José)
- DMA (Leonardo)
- DAT (Alberto)
- Reg (Pablo)
- Utilización de diferentes Buffers
- Simulación del CPU
- Latch inferidos (yosys)
- Reuniones Semanales
- Utilización de Github