

21040 **4M (4,194,304 x 1) BIT DYNAMIC RAM** **WITH FAST PAGE MODE**

■ **Performance Range**

| Symbol | Parameters | 21040-07 | 21040-08 | Units |
|-----------|-----------------------------------|----------|----------|-------|
| t_{RAC} | Access Time from \overline{RAS} | 70 | 80 | ns |
| t_{CAC} | Access Time from \overline{CAS} | 20 | 25 | ns |
| t_{RC} | Read Cycle Time | 130 | 150 | ns |

■ **Fast Page Mode Operation**

■ **Common I/O Using "Early Write" Operation**

■ **1024 Cycles/16mS Refresh**

■ **\overline{CAS} before \overline{RAS} refresh, \overline{RAS} -only Refresh, Hidden Refresh and Test Mode Capability**

■ **Single 5V \pm 10% Power Supply**

■ **Available in Plastic SOJ (T) package**


GENERAL INFORMATION

Intel's 21040 is a CMOS high speed 4,194,304 \times 1-bit dynamic RAM optimized for high performance applications such as mainframes, graphics and microprocessor systems.

21040 features Fast Page Mode operation which allow high speed random access of memory cells within the same row.

\overline{CAS} before \overline{RAS} refresh capability provides on-chip auto refresh as an alternative to \overline{RAS} only refresh. All Inputs, Output and clocks are fully CMOS and TTL compatible.

Multiplexed address inputs permit the 21040 device to be packaged in a standard 20/26 pin plastic SOJ.




240810-2

FIGURE 1. Pin Configuration

| Pin Name | Pin Function |
|---------------------------------|-----------------------|
| A ₀ -A ₁₀ | Address Inputs |
| D | Data In |
| Q | Data Out |
| \overline{W} | Read/Write Input |
| \overline{RAS} | Row Address Strobe |
| \overline{CAS} | Column Address Strobe |
| V _{CC} | Power (+ 5V) |
| V _{SS} | Ground |
| N.C. | No connection |

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

| Symbol | Parameter | Value | Units |
|-------------------|--|-------------|-------|
| V_{in}, V_{out} | Voltage on any pin relative to V_{SS} | -1 to +7.0 | V |
| V_{CC} | Voltage on power supply relative to V_{SS} | -1 to +7.0 | V |
| T_{stg} | Storage Temperature | -55 to +125 | °C |
| T_{opr} | Operating Temperature | 0 to 70 | °C |
| P_d | Power Dissipation | 1.0 | W |
| I_{os} | Short Circuit Output Current | 50 | mA |

*Permanent damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as defined in the operational sections of the Data Sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(Voltage referenced to V_{SS} , $T_a = 0^\circ\text{C}$ to 70°C)

| Symbol | Parameter | Min | Typ | Max | Unit |
|----------|--------------------|------|-----|--------------|------|
| V_{CC} | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| V_{SS} | Ground | 0 | 0 | 0 | V |
| V_{IH} | Input High Voltage | 2.4 | — | $V_{CC} + 1$ | V |
| V_{IL} | Input Low Voltage | -1.0 | — | 0.8 | V |

CAPACITANCE ($T_a = 25^\circ\text{C}$)

| Symbol | Parameter | Min | Max | Unit |
|-----------|--|-----|-----|------|
| C_{in1} | Input Capacitance (A0 – A10) | — | 6 | pF |
| C_{in2} | Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WRITE}) | — | 7 | pF |
| C_{out} | Output Capacitance (D_{in}/D_{out}) | — | 7 | pF |

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

| Symbol | Parameter | Speed | Min | Max | Unit |
|--------|--|------------|--------|-----------|------|
| $ICC1$ | Operating Current* (\overline{RAS} and \overline{CAS} cycling @ $t_{RC} = \min$) | -07 -08 | — — | 105 95 | mA |
| $ICC2$ | Standby Current (TTL Power Supply Current) | | — — | 2 | mA |
| $ICC3$ | \overline{RAS} Only Refresh Current* ($\overline{CAS} = V_{IH}$, \overline{RAS} Cycling @ $t_{RC} = \min$) | -07 -08 | — — | 105 95 | mA |
| $ICC4$ | Fast Page Mode Current* ($\overline{RAS} = V_{IL}$, \overline{CAS} Cycling @ $t_{PC} = \min$) | -07 -08 | — — | 100 90 | mA |
| $ICC5$ | Standby Current (CMOS Power Supply Current) | | — — | 1 | mA |
| $ICC6$ | \overline{CAS} -before- \overline{RAS} Refresh Current* (\overline{RAS} and \overline{CAS} Cycling @ $t_{RC} = \min$) | -07 -08 | — — | 105 95 | mA |

7

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) (Continued)

| Symbol | Parameter | Speed | Min | Max | Unit |
|--------|---|-------|-----|-----|------|
| ICC7 | Standby Current (RAS = VIH, CAS = VIL, DOUT = Enable) | — | — | 5 | mA |
| IIL | Input Leakage Current (Any Input $0 \leq V_{in} \leq 6.5$ Volts all other Pins = 0 Volts) | — | -10 | 10 | uA |
| IOL | Output Leakage Current (Data out is disabled and $0 \leq V_{out} \leq 5.5$ V) | — | -10 | 10 | uA |
| VOH | Output High Voltage Level (IOH = -5mA) | — | 2.4 | — | V |
| VOL | Output Low Voltage Level (IOL = 4.2 mA) | — | — | 0.4 | V |

***Note:**

ICC1, ICC3, ICC4 and ICC6 are dependant on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as average current.

AC CHARACTERISTICS (See Notes 1, 2) ($T_a = 0^\circ\text{C}$ to 70° , $V_{CC} = 5\text{V} \pm 10\%$)

| Symbol | Parameter | 21040-07 | | 21040-08 | | Units | Notes |
|--------|---------------------------------------|----------|-----|----------|-----|-------|----------|
| | | Min | Max | Min | Max | | |
| tREF | Time between Refresh | | 16 | | 16 | ms | |
| tRC | Random R/W Cycle Time | 130 | | 150 | | ns | |
| tRWC | RMW Cycle Time | 155 | | 180 | | ns | |
| tRAC | Access Time From RAS | | 70 | | 80 | ns | 3, 4, 10 |
| tCAC | Access Time From CAS | | 20 | | 25 | ns | 3, 4, 5 |
| tAA | Access Time From Column Address | | 35 | | 40 | ns | 3, 10 |
| tCLZ | CAS to Output in low Z | 5 | | 5 | | ns | 3 |
| tOFF | Output Buffer Turn-Off Delay Time | 0 | 15 | 0 | 15 | ns | 6 |
| tT | Transition Time | 3 | 50 | 3 | 50 | ns | 2 |
| tRP | RAS Precharge Time | 50 | | 60 | | ns | |
| tRAS | RAS Pulse Width | 70 | 10K | 80 | 10K | ns | |
| tRSH | RAS Hold Time | 20 | | 25 | | ns | |
| tCRP | CAS to RAS Precharge Time | 10 | | 10 | | ns | |
| tRCD | RAS to CAS Delay Time | 20 | 50 | 20 | 55 | ns | 4 |
| tCAS | CAS Pulse Width | 20 | 10K | 25 | 10K | ns | |
| tCSH | CAS Hold Time | 70 | | 80 | | ns | |
| tCPN | CAS Precharge Time | 10 | | 10 | | ns | |
| tASR | Row Address Set-up Time | 0 | | 0 | | ns | |
| tRAH | Row Address Hold Time | 10 | | 10 | | ns | |
| tASC | Column Address Set-up Time | 0 | | 0 | | ns | |
| tCAH | Column Address Hold Time | 15 | | 15 | | ns | |
| tAR | Column Address Time referenced to RAS | 55 | | 60 | | ns | 11 |


AC CHARACTERISTICS (See Notes 1, 2) ($T_a = 0^\circ\text{C to } 70^\circ$, $V_{CC} = 5V \pm 10\%$) (Continued)

| Symbol | Parameter | 21040-07 | | 21040-08 | | Units | Notes |
|------------|---|----------|------|----------|------|-------|-------|
| | | Min | Max | Min | Max | | |
| t_{RAD} | \overline{RAS} to Column Address Delay Time | 15 | 35 | 15 | 40 | ns | 10 |
| t_{RAL} | Column Address to \overline{RAS} Lead Time | 35 | | 40 | | ns | |
| t_{RCS} | Read Command Set-Up Time | 0 | | 0 | | ns | |
| t_{RRH} | Read Command Hold Time referenced to \overline{RAS} | 10 | | 10 | | ns | 8 |
| t_{RCH} | Read Command Hold Time referenced to \overline{CAS} | 0 | | 0 | | ns | 8 |
| t_{WCS} | Write Command Set-Up Time | 0 | | 0 | | ns | 7 |
| t_{WCH} | Write Command Hold Time | 15 | | 15 | | ns | |
| t_{WCR} | Write Command Hold referenced to \overline{RAS} | 55 | | 60 | | ns | 11 |
| t_{WP} | Write Command Pulse Width | 15 | | 15 | | ns | |
| t_{RWL} | Write Command to \overline{RAS} Lead Time | 20 | | 25 | | ns | |
| t_{CWL} | Write Command to \overline{CAS} Lead Time | 20 | | 25 | | ns | |
| t_{DS} | Data Set-up Time | 0 | | 0 | | ns | 9 |
| t_{DH} | Data Hold Time | 15 | | 15 | | ns | 9 |
| t_{DHR} | Data-In Hold Time referenced to \overline{RAS} | 55 | | 60 | | ns | 11 |
| t_{RWD} | \overline{RAS} to \overline{WRITE} Delay Time | 70 | | 80 | | ns | 7 |
| t_{CWD} | \overline{CAS} to \overline{WRITE} Delay Time | 20 | | 25 | | ns | 7 |
| t_{AWD} | Column Address to \overline{WRITE} Delay Time | 35 | | 40 | | ns | 7 |
| t_{RPC} | \overline{RAS} Precharge Time to \overline{CAS} Active Time | 10 | | 10 | | ns | |
| t_{CSR} | \overline{CAS} Set-up Time for \overline{CAS} before \overline{RAS} refresh | 10 | | 10 | | ns | |
| t_{CHR} | \overline{CAS} Hold Time for \overline{CAS} before \overline{RAS} refresh | 20 | | 30 | | ns | |
| t_{CPT} | \overline{CAS} Precharge Time (Refresh Counter Test) | 40 | | 40 | | ns | |
| t_{WTS} | Write Command Set-up Time (Test Mode in) | 10 | | 10 | | ns | |
| t_{WTH} | Write Command Hold Time (Test Mode in) | 10 | | 10 | | ns | |
| t_{WRP} | \overline{WRITE} to \overline{RAS} Precharge Time (\overline{CAS} before \overline{RAS} Cycle) | 10 | | 10 | | ns | |
| t_{WRH} | \overline{WRITE} to \overline{RAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle) | 10 | | 10 | | ns | |
| t_{PC} | Fast Page Mode Cycle Time | 50 | | 55 | | ns | |
| t_{PRWC} | Fast Page Mode RMW Cycle Time | 75 | | 85 | | ns | |
| t_{CPA} | Access Time from \overline{CAS} Precharge | | 40 | | 45 | ns | 3 |
| t_{CP} | Fast Page Mode \overline{CAS} Precharge Time | 10 | | 10 | | ns | |
| t_{RASP} | \overline{RAS} Pulse Width (Fast Page Mode) | 70 | 100K | 80 | 100K | ns | |
| t_{RHCP} | \overline{RAS} Hold Time from \overline{CAS} Precharge | 45 | | 45 | | ns | |


NOTES:

1. An initial pause of 200 Microseconds is required after power-up followed by an 8 $\overline{\text{RAS}}$ -only cycles before proper device operation is achieved.
2. V_{ih} (min) and V_{il} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{ih} (min) and V_{il} (max) and are assumed to be 5 ns for all inputs.
3. Measured with a load equivalent to two 2 TTL loads and 100 pF.
4. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}$ (max).
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. t_{WCS} , t_{WD} , t_{RWD} , and t_{AWD} are non restrictive operating parameters. They are included in the Data Sheet as Electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}$ (min), the cycle is an early write cycle and data out pin will remain open circuit through the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}$ (min), $t_{\text{CWD}} \geq t_{\text{CWD}}$ (min) and $t_{\text{AWD}} \geq t_{\text{AWD}}$ (min), the cycle is a read-write cycle and data out will contain data read from the selected cell; If neither of the above set of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
10. Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled by t_{AA} .
11. t_{AR} , t_{WCR} , t_{OHR} are referenced to t_{RAD} (max).


READ CYCLE




WRITE CYCLE (EARLY WRITE)



READ-WRITE CYCLE




FAST PAGE MODE READ CYCLE




240810-7


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



240810-14

TEST MODE IN CYCLE



TEST MODE DESCRIPTION

The 21040 is internally organized as 524,288 words by 8 bits. In the "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A_{10R} , A_{10C} and A_{0C} are not used for designation of memory cells in the "Test Mode". If upon reading, all bits are equal (all "1"s, or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would indicate a "0". In the "Test Mode", the

21040 device can be treated as if it were a 512K DRAM.

WRITE and \overline{CAS} before \overline{RAS} Refresh cycle is used to enter the "Test Mode" while "RAS only Refresh cycle" or "CAS before RAS Refresh cycle" is used to put the device back into the "Normal Mode". The "Test Mode" function can reduce the test time (1% for "N" type pattern) drastically by taking advantage of the $512K \times 8$ bits organization.

DEVICE OPERATION

The 21040 contains 262,144 memory locations. Eighteen address bits are required to address a particular memory location. Since the 21040 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$) and the valid address inputs.

Operation of the 21040 begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CAS}}$. This is the beginning of any 21040 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (t_{RP}) requirement.

$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by $t_{\text{RAS}}(\text{min})$ and $t_{\text{CAS}}(\text{min})$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the 21040 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input ($\overline{\text{W}}$) high during a $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle. The output of the 21040 remains in the Hi-Z state until valid data appears at the output. If $\overline{\text{CAS}}$ goes low before $t_{\text{RCD}}(\text{max})$, the access time to valid data is specified by t_{RAC} . If $\overline{\text{CAS}}$ goes low after $t_{\text{RCD}}(\text{max})$, the access time is measured from $\overline{\text{CAS}}$ and is specified by t_{CAC} . In order to achieve the minimum access time, $t_{\text{RAC}}(\text{min})$, it is necessary to bring $\overline{\text{CAS}}$ low before $t_{\text{RCD}}(\text{max})$.

Write

The 21040 can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{\text{W}}$ and $\overline{\text{CAS}}$. In any type of write cycle, data-in must be valid at or before the falling edge of $\overline{\text{W}}$ or $\overline{\text{CAS}}$, whichever is later.

Early Write: An early write cycle is performed by bringing $\overline{\text{W}}$ low before $\overline{\text{CAS}}$. The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If $\overline{\text{W}}$ is brought low after $\overline{\text{CAS}}$, a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, t_{RWD} and t_{CWD} , are not necessarily met. The state of data-out is indeterminate since the output could be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The 21040 has a tri-state output buffer which is controlled by $\overline{\text{CAS}}$ (and $\overline{\text{W}}$ for early write). Whenever $\overline{\text{CAS}}$ is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output first remains in the Hi-Z state until the data is valid and then the valid data appears at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the 21040 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Page Mode Read, Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, $\overline{\text{RAS}}$ -only Refresh, Page Mode Write, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh, $\overline{\text{CAS}}$ -only cycle.

Indeterminate Output State: Delayed Write

Refresh

The data in the 21040 is stored on a tiny capacitor within each memory cell. Due to leakage, the data will leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 4 ms. There are several ways to accomplish this.

$\overline{\text{RAS}}$ -Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh: The 21040 has $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ on-chip refreshing capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held low for the specified setup time (t_{CSN}) before $\overline{\text{RAS}}$ goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs and the on-chip refresh address counter is internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the $\overline{\text{CAS}}$ active time and cycling $\overline{\text{RAS}}$. The 21040 hidden refresh cycle is actually a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required in hidden refresh cycles by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.

Other Refresh Methods: It is also possible to refresh the 21040 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is the preferred method.

Page Mode

The 21040 has page mode capability. Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In page mode, it is possible to perform read, write or

read-modify-cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A page mode cycle begins with a normal cycle. While $\overline{\text{RAS}}$ is kept low to maintain the row address, $\overline{\text{CAS}}$ is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry.

After the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation, if $\overline{\text{CAS}}$ goes high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled.

This is shown in the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

Row Address—Bits A0 through A7 are supplied by the on-chip refresh counter. The A8 bit is set high internally.

Column Address—Bits A0 through A8 are strobed in by the falling edge of $\overline{\text{CAS}}$ as in a normal memory cycle.

Suggested $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test Procedure

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8 cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 256 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 256 times so that highs are written into the 256 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

Power-Up

If $\overline{\text{RAS}} = V_{\text{SS}}$ during power-up, the 21040 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.

An initial pause of 100 μs is required after power-up followed by 8 initialization cycles before proper device operation is assured. 8 initialization cycles are also required after any 4 ms period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the 21040 inputs act like unterminated transmission lines resulting in significant positive and negative overshoots at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the 21040 input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 Ω to 40 Ω .

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and

ground lines act like transmission lines to the high frequency transients generated by DRAMs. The impedance is minimized if all the power supply traces to all DRAMs run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.


Address and control lines should be as short as possible to avoid skew. In boards with many DRAMs these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMs.

Decoupling

The importance of proper decoupling cannot be over emphasized. Excessive transient noise or voltage droop on the V_{CC} line can cause loss of data integrity (soft errors). The total combined voltage changes over time in the V_{CC} to V_{SS} voltage (measured at the device pins) should not exceed 500 mV.

A high frequency 0.3 μF ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each 21040 using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the 21040 and they supply much of the current used by the 21040 during cycling.

In addition, a large tantalum capacitor with a value of 47 μF to 100 μF should be used for bulk decoupling to recharge the 0.3 μF capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor throughout the memory array.

PACKAGE DIMENSIONS**20-LEAD PLASTIC SMALL OUT-LINE J-LEAD (T)****REVISION SUMMARY**

The following list represents the key differences between version -003 and -004 of the 21040 4M (4,194,304 x 1) Bit Dynamic RAM with Fast Page Mode.

1. Update AC Characteristics.