

Floppy Data Separator



Features

- Complete data separation function with external circuit for floppy disk drives
- Separation of MFM encoded data
- 5¼" double density separation of compatible
- Early and late 250-ns write precompensation
- External 16-MHz clock required
- Compatible with FDC 765A (8272A) floppy disk


controllers

- DMA interface logic
- CMOS technology
- Single + 5 Volt supply
- TTL-compatible
- Designed for IBM PC disk drives

General Description

The UM9228-1 is a CMOS integrated circuit designed to complement the 765A (8272A) type of floppy disk controller chip, especially for the IBM PC. It incorporates a data separator, write precompensation logic, and DMA interface logic. A FDC 765A together with UM9228-1 and

buffer drive and decoder can form a IBM PC diskette adapter. The UM9228-1 operates from a +5 Volt supply and simply requires a 16-MHz external clock input. All input and output are TTL-compatible. The UM9228-1 is available for 5%" double density disk controller.





Absolute Maximum Ratings*

Ambient temperature under bias, T _A 0 to +70°C
Storage temperature, T _{STG} 55 to + 125°C
Applied voltage on any pin with respect to ground
Power dissipation Po

*Comments

Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect the device reliability.

D.C. Electrical Characteristics

 $(T_{\Delta} = 0 \text{ to } 70^{\circ}\text{C}, \ V_{CC} = 5\text{V} \pm 5\% \text{ unless otherwise specified.})$


	T 0 1''	Limits			Units
Parameter	Test Conditions	Min.	Тур.	Max.	Units
Input Voltage Low Level V _{IL} High Level V _{IH}		-0.3 2.0		0.8 V _{CC}	V
Standby Current I _{ST}				10	μΑ
Input Current (for all input) Low Lével I _{IL} High Level I _{IH}	V _{IH} = 2.7V V _{IL} = 0.4V			-200 20	μΑ μΑ
Output Current (for all output) Low Level IOL High Level IOH	V _{OL} = 0.4V V _{OH} = 4.5V	4 500			mΑ <i>μ</i> Α
Power Supply Current I _{CC}	CLKIN = 16 MHz VCOIN = 4 MHz		-	10	mA
Input Leakage Current I _{IL}				10	μΑ
Input Capacitance C _{IN}				10	pF

A.C. Electrical Characteristics


 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, \ V_{CC} = 5\text{V} \pm 5\%, \ \text{CLKIN} = 16 \text{ MHz}, \ \text{VCOIN} = 4 \text{ MHz})$

	Limits		Units	
Parameter	Min.	Тур.	Max.	
CLKIN frequency	1	4	16	MHz
VCOIN frequency	0		4	MHz
VCOIN DUTY CYCLE	30	50	70	%
DRQ to DRQOUT Delay tdDRQ			2.0	μs
twclkH		250		ns
twDOUT		250		ns
[†] dWDIN	0		200	ns
t _{WDE}		250		ns
twdn		250		ns
t _{WDL}		250		ns

Precompensation



Application Circuits





Pin Description

Pin No.	Symbol	I/O	Descriptions	
1	RD	1	Read Data from FDD.	
2	PFDR	0	Reference Data Sample Pulse. This signal is applied to the reference input of a PLL circuit. See block diagram.	
3	Vcc	1	+5 Volt power supply	
4	PFDV	0	This output is connected to an input of a PLL circuit. See block diagram,	
5	SD	0	Separate Data: This output is the generated data pulse derived from the RD input.	
6	VCOIN	1	This signal is the V.C.O. output of a PLL circuit used to generate data window.	
7	DW	0	Data Window: This is derived from RD input to be applied to FDC.	
8	LATE	ı	See Fig. 3.	
9	EARLY	ı	See Fig. 3.	
10	WD m	1	Write Data: The write data stream from the floppy disk controller.	
11	WEN	j. 4 - 1×	Write Enable: This input is from FDC starting the write operation.	
12	WDOUT	0	Write Data Output: The precompensated write data stream to the drive.	
13	V _{SS}		Ground	
14	DRQOUT	O	Data Request Output: Delayed DRQ signal from FDC.	
15	DACK	1	DMA Acknowledge: Direct memory access acknowledge from DMA controller.	
16	DRQ	J	DMA Request: This is high when FDC make a DMA request	
17	WCLK	0	Write Clock: This signal is the write clock to the floppy disk controller.	
18	FCLK	0	FDC Clock: This output is the master clock to the floppy disk controller.	
19	CLKIN	0	Clock Input: This input is connected to a external 16-MHz clock input.	
20	VCC SYNC	1	This is connected to VCO output pin of FDC 765.	





Operational Description

DATA SEPARATOR

UM9228-1 is used with a external PLL circuit (see Fig. 1) to detect the leading edges of the disk data pulse and adjust the phase of the internal clock to provide the data window (DW) clock.




Figure 1. Data Windown Generator

The data window clock frequency is normally 250 KHz. See Fig. 2.





Figure 2. Data Window

TIME BASE LOGIC

This comprises 5 stages of ripple counter and a duty cycle clamping circuit. The write clock (WCLK) duty cycle is 1/8.



WRITE PRECOMPENSATION

The desired precompensation delay (250 ns) is determined by the state of EARLY and LATE inputs of UM9228-1.

Γ	Early	Late	
Nominal	0	0	
Late	0	1	
Early	1	0	
Invalid	1 .	1	

Figure 3. Write Precompensation State

DMA INTERFACE




Figure 4. DMA Interface Timing

When requiring data read/write, FDC will check DACK from DMAC and will set DRQ (low to high) if DACK is high. The timing of the DMA Interface delay DRQ from FDC by 4-stage shift register is as shown above. This delay will prevent cpu from doing DMA without adequate system operation.