DATA SHEET

TE7753/TE7754

SUPER I/O EXPANDER

[Outline]

TE7753 and TE7754 are peripheral devices connected to a microprocessor, or general-purpose interface devices each having nine 8-bit parallel data input/output ports.

Two port I/O setting modes, soft mode and hard mode, can be selected. Switching the modes eases the connection to an 86-series or 68-series CPU.

[Characteristics]

- 1. Equipped with nine 8-bit parallel I/O ports
- 2. Allowing I/O setting in bit units (port 8 only)
- 3. Interface designed for connections with various types of CPUs
- 4. High drive current (IOL = 12 mA: Port 9 only)
- 5. Choice of two modes

Soft mode : I/O setting is enabled for nine ports by software instructions from the CPU. Hard mode : I/O setting is enabled for six ports by hardware setting of pins IOS2 to IOS0.

- 6. Space merit (body size 14 mm x 14 mm)
- 7. State of ports after resetting

Soft mode : All ports are in input state.

Hard mode : TE7753: Output ports are in High state.

TE7754: Output ports are in Low state.

8. CMOS, 5 V (single supply voltage)



[Contents]

[Outline]	
[Characteristics]	1
[Contents]	2
[Block Diagram]	
[Pin Assignments]	4
[Description of Pins]	5
[CPU Interface]	7
[Description of Operation]	8
1. Soft mode and hard mode	8
2. Setting each port for input or output using CR	12
[Absolute maximum ratings]	13
[Recommended operation conditions]	
[DC characteristics]	14
[Input/output pin capacity]	14
[AC characteristics]	
[Reset input conditions]	
[Outside dimensions]	

[Notations]

1. Voltage levels are indicated differently for input and output signals.

Voltage level	Input signal	Output signal
V_{DD}	1	Н
V_{ss}	0	L


2. A signal with the enable level being negative logic is indicated with its name preceded by # as shown below:

Examples: #CS, #RD

3. The value indicated in a register is the initial value after resetting.

Downloaded from Arrow.com.

[Block Diagram]



Rev.1.00

TOKYO ELECTRON DEVICE LIMITED



3

[Pin Assignments]

NO.	I/O	SYMBOL	NOTES	NO.	I/O	SYMBOL	NOTES
1	-	V_{DD}		51	-	V_{DD}	
2	В	P81		52	В	P47	
3	В	P82		53	В	D0	
4	В	P83		54	В	D1	
5	В	P84		55	В	D2	
6	В	P85		56	В	D3	
7	В	P86		57	В	D4	
8	В	P87		58	В	D5	
9	В	P90		59	В	D6	
10	В	P91		60	В	D7	
11	В	P92		61	I	#RESET	
12	В	P93		62		#CS	
13	В	P94		63	I	#RD	
14	В	P95		64	ı	#WR	
15	В	P96		65	ı	A0	
16	В	P97		66	ı	A1	
17	В	P10		67	ı	A2	
18	В	P11		68	ı	A3	
19	В	P12		69	ı	IOS0	
20	В	P13		70	ı	IOS1	
21	В	P14		71	ı	IOS2	
22	В	P15		72	ı	MS	
23	В	P16		73	В	P50	
24	В	P17		74	В	P51	
25	-	V_{DD}		75	-	V_{DD}	
26	-	V _{SS}		76	-	V _{SS}	
27	В	P20		77	В	P52	
28	В	P21		78	В	P53	
29	В	P22		79	В	P54	
30	В	P23		80	В	P55	
31	В	P24		81	В	P56	
32	В	P25		82	В	P57	
33	В	P26		83	В	P60	
34	В	P27		84	В	P61	
35	В	P30		85	В	P62	
36	В	P31		86	В	P63	
37	В	P32		87	В	P64	
38	В	P33		88	В	P65	
39	В	P34		89	В	P66	
40	В	P35		90	В	P67	
41	В	P36		91	В	P70	
42	В	P37		92	В	P71	
43	В	P40		93	В	P72	
44	В	P41		94	В	P73	
45	В	P42		95	В	P74	
46	В	P43		96	В	P75	
47	В	P44		97	В	P76	
48	В	P45		98	В	P77	
49	В	P46		99	В	P80	
50		V _{ss}		100	_	V _{SS}	

I : Input
O : Output

B : Both input and output

Rev.1.00

TOKYO ELECTRON DEVICE LIMITED



TEL Original Products

[Description of Pins]

Pin name	No.	I/O	Pin function	Description
V_{DD}	1,25, 51,75	_	POWER SUPPLY	Connect all pints to the power supply.
V _{SS}	26,50, 76, 100	-	GROUND	Connect all pins to the ground.
D7-0	53-60	В	DATA BUS	8-bit bidirectional pins used for data communication with the CPU. The #CS, #RD, and #WR signals control the opening and closing the bus signal and data direction.
A3-0	65-68	I	ADDRESS INPUT	For communication with the CPU, this signal is used to select nine ports and four command registers.
#RESET	61	1	RESET	Initialization pulse input pin. Initialization is performed when a level-0 signal is input. CMOS Schmitt trigger input
#CS	62	I	CHIP SELECT	When a level-0 signal is input to this pin, the data bus is released so that data communication can be performed with the CPU.
#RD	63	I	READ/READ WRITE SELECT	When a level-0 signal is input while MS is 0, data is read from each port. When MS is 1, #RD is used in combination with the #WR signal. When a level-1 signal is input, data is read. When a level-0 signal is input, data is written.
#WR	64	I	WRITE/M ENABLE	When a level-0 signal is input while MS is 0, data is written to command register of each port. When MS is 1, this signal becomes an R#W signal enable signal.
MS	72	I	MODE SELECT	This signal is used to select the mode of interfacing with the connected CPU. For more information, refer to "CPU Interface."
IOS2-0	69-71	I	INPUT OUTPUT SELECT	In soft mode, set all pins to input of 0. In hard mode, these three input pins can be used to select input/output combinations of each port. For more information, refer to 1, "Soft mode and hard mode," of "Description of Operation."

Pin name	No.	I/O	Pin function	Description
P17-10	17-24		PORT	Port 1 8-bit general-purpose input/output port In hard mode, this port is always an input port. I _{OL} =4mA
P27-20	27-34			Port 2 8-bit general-purpose input/output port In soft mode, input or output can be performed in units of 4 bits. I _{OL} =4mA
P37-30	35-42			Port 3 8-bit general-purpose input/output port I _{OL} =4mA
P47-40	43-49, 52			Port 4 8-bit general-purpose input/output port I _{OL} =4mA
P57-50	73,74 77-82	В		Port 5 8-bit general-purpose input/output port In soft mode, input or output can be performed in units of 4 bits. I _{OL} =4mA
P67-60	83-90			Port 6 8-bit general-purpose input/output port I _{OL} =4mA
P77-70	91-98			Port 7 8-bit general-purpose input/output port I _{OL} =4mA
P87-80	2-8,99			Port 8 8-bit general-purpose input/output port In either mode, input or output can be performed in units of 4 bits. I _{OL} =4mA
P97-90	9-16			Port 9 8-bit general-purpose input/output port In hard mode, this port is always an output port. I _{OL} =12mA



[CPU Interface]

The TE7753 and TE7754 each support the two CPU interface modes shown below. The MS pin is used to select the mode.

[Relationship between CPU and select signal]

Operation	MS="0"	MS="1"
Read	#RD	R#W
Write	#WR	#MEN

The data sheet given here uses the signal names (#RD and #WR) applicable when MS is 0. For MS being 1, read them for the corresponding signal names shown above.



[Description of Operation]

1. Soft mode and hard mode

The MS pin is used to select the mode of interfacing with the connected CPU.

When MS is 0, separate pins are used for read and write signals (mainly for the 86 series). When MS is 1, a single pin is used for both read and write signals and another pin is used for the enable signal (mainly for the 68 series).

The IOS2 to IOS0 pins are used to select the soft or hard mode.

A port after resetting is in input state in soft mode and "H" output state in hard mode ("H" output with the TE7753 and "L" output with the TE7754).

Mode selection	IOS2	IOS1	IOS0
Soft mode	0	0	0
Hard mode	Othe	er than the ab	ove

The TE7753 and TE7754 each can read port-output data through the CPU bus (D7-0). Read it by specifying the address (A3-0) while the port is in the output state.

[Soft mode]

The input and output of each port can be programmed by writing software commands to the command registers (CR) CR3-0 from the CPU.

By writing output data in advance to each port before writing to the CR, data is output immediately after the port is set for output by the CR.

 $IOS2\rightarrow$ "0", $IOS1\rightarrow$ "0", $IOS0\rightarrow$ "0"

Port No	CR used	Nibble input/output	Bit input/output
1		NG	NG
2	CR1	OK	NG
3		NG	NG
4		NG	NG
5	CR2	OK	NG
6		NG	NG
7	CR3	NG	NG
8	CR0	OK	OK
9	CR3	NG	NG



[Description of Registers]

In soft mode, CR is used to set a port for input or output.

To set a port for output, write 0 to the register. To set it for input, write 1 to the register.

The values indicated in each register are the initial values after resetting.

	CR0	_		CR1	-		CR2	-	·	CR3	
$D0\!\!\to$	1	→P80	$D0\!\!\to$	1	→P20-23	$D0{\rightarrow}$	1	→P50-53			
$\text{D1}{\rightarrow}$	1	→P81	D1 \rightarrow	1	→P30-37	D1 \rightarrow	1	→P60-67	$D1{\rightarrow}$	1	→P90-97
$\text{D2}{\rightarrow}$	1	→P82									
$\text{D3}{\rightarrow}$	1	→P83	$\text{D3}{\rightarrow}$	1	→P24-27	$\text{D3}{\rightarrow}$	1	→P54-57			
$\text{D4}{\rightarrow}$	1	→P84	D4→	1	→P10-17	$\text{D4}{\rightarrow}$	1	→P40-47	$\text{D4}{\rightarrow}$	1	→P70-77
D5 \rightarrow	1	→P85									
$D6\!\!\to$	1	→P86									
D7→	1	→P87									

When MS is 0

[Read mode]

MS	#CS	#RD	#WR	А3	A2	A1	Α0	Operation	CPU operation
0	0	0	1	0	0	0	0	Port1→DataBus	
0	0	0	1	0	0	0	1	Port2→DataBus	
0	0	0	1	0	0	1	0	Port3→DataBus	
0	0	0	1	0	0	1	1	Port4→DataBus	
0	0	0	1	0	1	0	0	Port5→DataBus	Input
0	0	0	1	0	1	0	1	Port6→DataBus	
0	0	0	1	0	1	1	0	Port7→DataBus	
0	0	0	1	0	1	1	1	Port8→DataBus	
0	0	0	1	1	0	0	0	Port9→DataBus	

[Write mode]

MS	#CS	#RD	#WR	A3	A2	A1	Α0	Operation	CPU operation
0	0	1	0	0	0	0	0	DataBus→Port1	
0	0	1	0	0	0	0	1	DataBus→Port2	
0	0	1	0	0	0	1	0	DataBus→Port3	
0	0	1	0	0	0	1	1	DataBus→Port4	
0	0	1	0	0	1	0	0	DataBus→Port5	
0	0	1	0	0	1	0	1	DataBus→Port6	
0	0	1	0	0	1	1	0	DataBus→Port7	Output
0	0	1	0	0	1	1	1	DataBus→Port8	
0	0	1	0	1	0	0	0	DataBus→Port9	
0	0	1	0	1	0	0	1	DataBus→CR0	
0	0	1	0	1	0	1	0	DataBus→CR1	
0	0	1	0	1	0	1	1	DataBus→CR2	
0	0	1	0	1	1	0	0	DataBus→CR3	

Rev.1.00 TOKYO ELECTRON DEVICE LIMITED







When MS is 1

[Read mode]

MS	#CS	#RD	#WR	А3	A2	A1	A0	Operation	CPU operation
1	0	1	0	0	0	0	0	Port1→DataBus	
1	0	1	0	0	0	0	1	Port2→DataBus	
1	0	1	0	0	0	1	0	Port3→DataBus	
1	0	1	0	0	0	1	1	Port4→DataBus	
1	0	1	0	0	1	0	0	Port5→DataBus	Input
1	0	1	0	0	1	0	1	Port6→DataBus	
1	0	1	0	0	1	1	0	Port7→DataBus	
1	0	1	0	0	1	1	1	Port8→DataBus	
1	0	1	0	1	0	0	0	Port9→DataBus	

[Write mode]

MS	#CS	#RD	#WR	А3	A2	A1	Α0	Operation	CPU operation
1	0	0	0	0	0	0	0	DataBus→Port1	
1	0	0	0	0	0	0	1	DataBus→Port2	
1	0	0	0	0	0	1	0	DataBus→Port3	
1	0	0	0	0	0	1	1	DataBus→Port4	
1	0	0	0	0	1	0	0	DataBus→Port5	
1	0	0	0	0	1	0	1	DataBus→Port6	
1	0	0	0	0	1	1	0	DataBus→Port7	Output
1	0	0	0	0	1	1	1	DataBus→Port8	
1	0	0	0	1	0	0	0	DataBus→Port9	
1	0	0	0	1	0	0	1	DataBus→CR0	
1	0	0	0	1	0	1	0	DataBus→CR1	
1	0	0	0	1	0	1	1	DataBus→CR2	
1	0	0	0	1	1	0	0	DataBus→CR3	



[Hard mode]

Use IOS2 to IOS0 in advance to set ports 2 to 7 for input or output.

However, set only port 8 in the same way as in soft mode; write an 8-bit command to CR0 to set each bit for input or output.

IOS2, IOS1, IOS0 \rightarrow Setting other than all 0


Port No	CR used	Nibble input/output	Bit input/output
1	Always input	NG	NG
2		NG	NG
3	IOS2	NG	NG
4		NG	NG
5	IOS1	NG	NG
6		NG	NG
7	IOS0	NG	NG
8	CR0	OK	OK
9	Always output	NG	NG

In hard mode, each port is set for input or output by IOS2, IOS1, and IOS0.

IOS0	IOS1	IOS2	PORT1	PORT2	PORT3	PORT4	PORT5	PORT6	PORT7	PORT9
0	0	1	ı	0	0	0	0	0	0	0
0	1	0			0	0	0	0	0	0
0	1	1	I	I	I	0	0	0	0	0
1	0	0					0	0	0	0
1	0	1	ı	I	I	I	I	0	0	0
1	1	0	I	I	I	I	I	I	0	0
1	1	1						_	_	0
0	0	0				Soft	mode			

2. Setting Each Port for Input or Output Using CR

The following two procedures are available for setting each port for input or output using CR:





[Absolute Maximum Ratings]

The maximum ratings are the threshold values that must not be exceeded even momentarily. In other words, as long as the device is used within the range defined by the maximum ratings, no permanent damage is given to the device. However, this does not guarantee normal theoretical operation.

Item	Symbol	Rating	Unit
Supply voltage	V_{DD}	-0.5 ~ +6.0	V
Input voltage	V_1	-0.5 ~ V _{DD} +0.5	V
Output voltage	Vo	-0.5 ~ V _{DD} +0.5	V
Operating ambient temperature	T_{OP}	-40 ~ +85	°C
Storage ambient temperature	T_{ST}	-65 ~ +150	°C

[Recommended Operation Conditions]

The recommended operation conditions indicate the values with which normal logic operation of the device is guaranteed. In other words, it is guaranteed that the electrical characteristics (DC and AC characteristics) are satisfied as long as the device is used within the scope of the recommended operation conditions.

Item	Symbol	Min.	Max.	Pin
Supply voltage	V _{DD}	4.50	5.50	V
Operating ambient temperature	T _A	0	70	°C

Downloaded from Arrow.com.



[AC Characteristics]

Itam	Cumbal	Condition	Specifi	cations	Unit
Item	Symbol	Condition	Min.	Max.	Offic
Supply current	I _{DDS}	Stopped state (*1)	-	0.1	mA
Level-1 input voltage	V _{IH}	TTL level standard	2.3	V_{DD}	V
Level-0 input voltage	$V_{\rm IL}$	TTL level standard	V_{ss}	0.7	V
Laval II autout valtage	\/	I _{OH} =-2mA	V _{DD} -0.4	V_{DD}	V
Level-H output voltage	V _{OH}	I _{OH} =-4mA	V _{DD} -0.4	V_{DD}	V
Lovel Loutput veltage	M	I _{OL} =4mA	V_{SS}	0.4	V
Level-L output voltage	V _{OL}	I _{OL} =12mA	V_{SS}	0.4	V

^{*1} Voltage applied to input pin: Fixed to 0 V, V_{DD}.

<CMOS Schmitt trigger input characteristics>

Item	Symbol	Min.	Max.	Unit
Level-1 threshold voltage	$V_{T_{+}}$	2.8	3.8	
Level-0 threshold voltage	V_{T-}	1.1	1.8	V
Hysteresis width	$V_{T+}-V_{T-}$	1.3	2.0	

[Input/Output Pin Capacity]

ltem	Symbol	Specifications	Unit
Input pin	C_{IN}	Up to 20	
Output pin	C_{OUT}	Up to 20	PF
Input/output pin	C _{II/O}	Up to 20	


[AC Characteristics]

Load characteristics are specified as 85 pF for an input/output pin and an output pin.

1. Writing to or reading from a port

[When MS is 0]

<Port \rightarrow D7 to D0>



Timing No.	Reference signal	Applicable signal	Туре	Min.	Max.	Unit
T1	#RD↓	P17 ~ 10	S	0	-	
		:				
		:				
		P97 ~ 90				
T2	#RD↓	A3 ~ 0	S	0	-	
		#CS				
Т3	#RD↓	#RD↑	W	55	-	
T4	#RD↑	P17 ~ 10	Н	0	-	ns
		:				
		:				
		P97 ~ 90				
T5	#RD↑	A3 ~ 0	Н	0	_	
		#CS				
T6	#RD↓	D7 ~ 0	D	-	40	
T7	#RD↑	D7 ~ 0	Н	5	20	

Type specification: S: Setup H: Hold D: Delay W: Width


: : P97 ~ 90


Rev.1.00

TOKYO ELECTRON DEVICE LIMITED



^{*1 &}quot;P17 ~ 10" in the applicable signal column includes all of ports 1 to 9.






Timing No.	Reference signal	Applicable signal	Туре	Min.	Max.	Unit
T11	#WR↓	A3 ~ 0	S	3	-	
		#CS				
T12	#WR↑	D7 ~ 0	S	6	ı	
T13	#WR↑	D7 ~ 0	Η	0	1	
T14	#WR↓	#WR↑	W	25	-	
T15	#WR↑	A3 ~ 0	Н	0	-	ns
		#CS				
T16	#WR↑	P17 ~ 10	D	-	30	
		:				
		:				
		P97 ~ 90				

Type specification: S: Setup H: Hold D: Delay W: Width




<Switching between port input and output>

Soft mode



Hard mode



Timing No.	Reference signal	Applicable signal	Туре	Min.	Max.	Unit
T21	#WR↑	P17 ~ 10	D	-	30	
		:				
		:				
		P97 ~ 90				
T22	#WR↑	P17 ~ 10	D	-	25	
		:				
		:				
		P97 ~ 90				
T23	IOS2 ~ 0	P17 ~ 10	D	-	15	ns
		:				
		:				
		P97 ~ 90				
T24	IOS2 ~ 0	P17 ~ 10	D	-	10	
		:				
		:				
		P97 ~ 90				


Type specification: S: Setup H: Hold D: Delay W: Width

Rev.1.00

TOKYO ELECTRON DEVICE LIMITED





[When MS is 1]



I	Timing No.	Reference signal	Applicable signal	Туре	Min.	Max.	Unit
ĺ	T31	#WR↓	#RD↑	S	5	-	
I	T32	#WR↑	#RD↓	Н	5	-	ns

Type specification: S: Setup H: Hold D: Delay W: Width






Timing No.	Reference signal	Applicable signal	Туре	Min.	Max.	Unit
T41	#WR↓	#RD↓	S	5	-	
T42	#WR↑	#RD↑	Н	5	ı	ns

Type specification: S: Setup H: Hold D: Delay W: Width




<Switching between port input and output>

Soft mode




Hard mode



Timing No.	Reference signal	Applicable signal	Type	Min.	Max.	Unit
T51	#WR↓	#RD↓	S	5	-	
T52	#WR↑	#RD↑	Н	5	ı	ns

Type specification: S: Setup H: Hold D: Delay W: Width

2. Reset Timing




Timing No.	Reference signal	Applicable signal	Туре	Min.	Max.	Unit
T61	#RESET↓	P17 ~ 10	D	-	25	
		:				ne
		:				ns
		P97 ~ 90				

Type specification: S: Setup H: Hold D: Delay W: Width



[Reset Input Conditions]


The TE7753/TE7754 reset input conditions are as follows:




Characteristics	Symbol	Min.	Max.	Unit
Reset width	T	20	-	ns



100-pin plastic QFP (unit: mm)







_		

Rev.1.00 TOKYO ELECTRON DEVICE LIMITED





Rev.1.00 TOKYO ELECTRON DEVICE LIMITED



NOTES

- 1) Tokyo Electron Device Limited does not assume any responsibility for any circuitry described other than the circuitry embodied in its product, nor represents that circuitry described herein is free from patent or copyright infringement or other rights of third parties which may result from its use.
- 2) Tokyo Electron Device Limited reserves the right to make changes without further notice to any products herein. TEL shall not be liable for any claim or action by third parties alleging an infringement of the intellectual property rights, such as the patent, utility models right, mask works right and copyright, where alleged liability of Users arises by reason of using "this device" in combination with other products, or of any derivative products integrating "this device".



U.S.A.

TOKYO ELECTRON DEVICE LIMITED

TOP Marketing Group 1, Higashi-Kata-Chou, Tsuzuki-ku, Yokohama-City, Kanagawa 224-0045 JAPAN

TEL:+81-45-474-7035 FAX:+81-45-474-5624

E-mail:top-e@teldevice.co.jp

TOKYO ELECTRON AMERICA INC.

2953 Bunker Hill Lane, Suite 201 Santa Clara, CA 95054

TEL: +1-408-919-4772 E-mail: top@scl.telusa.com

Your Local Contact			

© Toyko Electron Device Limited 2000 All rights reserved Printed in JAPAN November 2000

Rev.1.00

TOKYO ELECTRON DEVICE LIMITED



26