LM200

T-41-38

- 240 dot (W) x 64 dot (H) graphic and alpha-numeric display
- Attachable controller LSI: HD61830 (see page 18).

MECHANICAL DATA (Nominal dimensions)

Module size 18	30W x 75H x 13.8T (max.) mm
Effective display area	132W x 39H mm
Number of dots	240W x 64H dot
Dot size	0.48W × 0.48H mm
Dot pitch	\dots 0.53W x 0.53H mm
Weight	about 150g

ABSOLUTE MAXIMUM RATINGS


min,	max.
Power supply for logic (V _{DD} -V _{SS}) 0	7.0V
Power supply for LCD drive (VDD -VEE) 0	13.5V
Input voltage (V ₁) V _{SS}	$V_{DD}V$
Operating temperature (Ta) 0	50°C
Storage temperature (Tstg)20	60°C


ELECTRICAL CHARACTRISTICS


ELECTRICAL CHARACTRISTICS
$Ta=25^{\circ}C$, $V_{DD}=5.0V\pm0.25V$, $VEE=-5.0V\pm0.25V$
Input "high" voltage (V _{IH}) 0.7 x V _{DD} V min.
Input "low" voltage (V _{IL}) 0.3 x V _{DD} Vmax.
Clock frequency (f _{CL2}) 390 kHz min.
460 kHz typ.
520 kHz max.
Power supply current (I _{DD})
(I _{EE})3mA typ.
(D1, D2 = GND, f_{CL2} = 460 kHz)
Power supply for LCD drive (Recommended) (VO -VEE)
Duty = 1/32
Ta= 0°C 8.1 V typ.
Ta=25°C 7.4 V typ.
Ta=50°C 6.5 V typ.
OPTICAL DATASee page 5


INTERNAL PIN CONNECTION


Pin No,	Symbol Level Function					
1	D1	H/L	Serial row data			
2	FLM	н	The FLM signal indicates the beginning of each display cycle.			
3	М	H/L	Control signal for a.c. driving			
4	CL1	H→L	The CL1 latches the serial data in the shift registers.			
5	CL2	H→L	Clock signal for shifting the serial data			
6	D2	H/L	Serial row data			
7	V _{DD} (+5V)	_	Power supply for logic circuit			
8	V _{SS} (GND)	-	Ground			
9	V _{EE} (-5V)	_	Power supply for LC driving			
10	v _o	_	Operating voltage for LC driving			











TIMING CHARACTERISTICS

item	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	f _{CL2}	_	-	520	kHz (Note 1)
Clock pulse width (High level) Clock pulse width (Low level)	t _{CWH}	800	_	_	ns
	t _{CWL}	800		- `	ns
Clock set up time	tcsu	500	_	-	ns
Data set up time	tsu	300	-	_	ns
FLM set up time	t _{FSU}	300	_	_	ns
M delay time	t _{DM}	-1000	0	+1000	ns (Note 2)
FLM hold time	\$FH	0		_	ns
Data hold time	t _{DH}	300	_	_	ns

- Notes 1. Optimum frequency for the highest contrast depends on the type of module.
 - 2. Timing of M signal to CL1 may be in the range of ± 1000ns.
 - 3. In adjusting FLM frequency, avoid setting it around the commercial frequency (50 Hz ±2 Hz or 60 Hz ±2 Hz) to prevent LCD flicker.

