

Dual 1-of-4 Decoder/ Demultiplexer

High-Performance Silicon-Gate CMOS

MC74HC139A

The MC74HC139A is identical in pinout to the LS139. The device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

This device consists of two independent 1-of-4 decoders, each of which decodes a two-bit Address to one-of-four active-low outputs. Active-low Selects are provided to facilitate the demultiplexing and cascading functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output, and utilizing the Select as a data input.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 100 FETs or 25 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable*
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant






TSSOP-16 DT SUFFIX CASE 948F SOIC-16 D SUFFIX CASE 751B

MARKING DIAGRAMS





Assembly Location

L, WL = Wafer Lot Y, YY = Year W, WW = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT

| SELECT _a | 1 ● | 16 | v _{cc} |
|---------------------|-----|----|---------------------|
| A0 _a [| 2 | | SELECT _b |
| A1 _a [| 3 | 14 | 1 AO _b |
| Y0 _a [| 4 | 13 | 1 A1 _b |
| Y1 _a [| 5 | 12 | YO _b |
| Y2 _a [| 6 | 11 | 1 Y1 _b |
| үз _а [| 7 | 10 | 1 Y2 _b |
| GND [| | 9 | 1 ҮЗ _ь |
| | | | |


ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-------------------|-----------------------|-----------------------|
| MC74HC139ADR2G | SOIC-16 (Pb-Free) | 2500 / Tape & Reel |
| MC74HC139ADTR2G | TSSOP-16 (Pb-Free) | 2500 / Tape & Reel |
| NLV74HC139ADR2G* | SOIC-16 (Pb-Free) | 2500 / Tape & Reel |
| NLV74HC139ADTR2G* | TSSOP-16 (Pb-Free) | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1

MC74HC139A



FUNCTION TABLE

| Inputs | | | | Out | puts | |
|--------|----|----|----|-----|------|------------|
| Select | A1 | A0 | Y0 | Y1 | Y2 | Y 3 |
| Н | Х | Χ | Н | Н | Н | Н |
| L | L | L | L | Н | Н | Н |
| L | L | Н | Н | L | Н | Н |
| L | Н | L | Н | Н | L | Н |
| L | Н | Н | Н | Н | Н | L |

X = don't care

Figure 1. Logic Diagram

MAXIMUM RATINGS

| Symbol | Par | ameter | Value | Unit |
|----------------------|--|--|-------------------------------|------|
| V _{CC} | DC Supply Voltage | (Referenced to GND) | -0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage | (Referenced to GND) | -0.5 to V _{CC} + 0.5 | V |
| V _{OUT} | DC Output Voltage | (Referenced to GND) (Note 1) | -0.5 to V _{CC} + 0.5 | V |
| I _{IN} | DC Input Current, per Pin | | ±20 | mA |
| I _{OUT} | DC Output Current, per Pin | | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} Pin | | ±50 | mA |
| I _{GND} | DC Ground Current per Ground Pin | | ±50 | mA |
| T _{STG} | Storage Temperature Range | | -65 to +150 | °C |
| T_L | Lead Temperature, 1 mm from Case fo | r 10 Seconds | 260 | °C |
| TJ | Junction Temperature Under Bias | | +150 | °C |
| $\theta_{\sf JA}$ | Thermal Resistance | SOIC TSSOP | 112 148 | °C/W |
| P _D | Power Dissipation in Still Air at 85°C | SOIC TSSOP | 500 450 | mW |
| MSL | Moisture Sensitivity | | Level 1 | |
| F _R | Flammability Rating | Oxygen Index: 30–35% | UL 94 V-0 @ 0.125 in | |
| V _{ESD} | ESD Withstand Voltage | Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) | > 2000 > 200 > 1000 | V |
| I _{LATCHUP} | Latchup Performance Ab | ove V _{CC} and Below GND at 85°C (Note 5) | ±300 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. I_O absolute maximum rating must be observed.
- 2. Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

MC74HC139A

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|---------------------------------|--|--|--------------------|------|
| V _{CC} | DC Supply Voltage (Referenced | d to GND) 2.0 | 6.0 | V |
| V_{IN}, V_{OUT} | DC Input Voltage, Output Voltage (Referenced | to GND) 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | -55 | +125 | °C |
| t _r , t _f | (Figure 2) V _C | CC = 2.0 V 0 CC = 4.5 V 0 CC = 6.0 V 0 | 1000 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| | | | V _{CC} | Guaran | teed Limi | t | |
|-----------------|---|---|-------------------|--------------------|--------------------|--------------------|----------|
| Symbol | Parameter | Test Conditions | ٧ | −55°C to 25°C | ≤ 85 °C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | V_{OUT} = 0.1 V or V_{CC} – 0.1 V $ I_{OUT} \le 20 \mu A$ | 2.0 4.5 6.0 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | ٧ |
| V _{IL} | Maximum Low-Level Input Voltage | V_{OUT} = 0.1 V or V_{CC} – 0.1 V $ I_{OUT} \le 20 \mu A$ | 2.0 4.5 6.0 | 0.5 1.35 1.8 | 0.5 1.35 1.8 | 0.5 1.35 1.8 | ٧ |
| V _{OH} | Minimum High-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \ \mu\text{A}$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | V_{IN} = V_{IH} or V_{IL} $\begin{vmatrix} I_{OUT} \end{vmatrix} \le 4.0 \text{ mA}$ $\begin{vmatrix} I_{OUT} \end{vmatrix} \le 5.2 \text{ mA}$ | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.70 5.20 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \ \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL} \qquad \begin{vmatrix} I_{OUT} \end{vmatrix} \le 4.0 \text{ mA} \\ I_{OUT} \le 5.2 \text{ mA} \end{vmatrix}$ | 4.5 6.0 | 0.26 0.26 | 0.33 0.33 | 0.40 0.40 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$ | 6.0 | 4 | 40 | 160 | μΑ |

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6.0 ns)

| | | Vcc | Guaranteed Limit | | t | |
|--|--|-------------------|------------------|-----------------|-----------------|------|
| Symbol | Parameter | ٧ | –55°C to 25°C | ≤ 85 °C | ≤125°C | Unit |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Select to Output Y (Figures 1 and 3) | 2.0 4.5 6.0 | 115 23 20 | 145 29 25 | 175 35 30 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Input A to Output Y (Figures 2 and 3) | 2.0 4.5 6.0 | 115 23 20 | 145 29 25 | 175 35 30 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 3) | 2.0 4.5 6.0 | 75 15 13 | 95 19 16 | 110 22 19 | ns |
| C _{in} | Maximum Input Capacitance | - | 10 | 10 | 10 | pF |

^{7.} For propagation delays with loads other than 50 pF, and information on typical parametric values, see the **onsemi** High–Speed CMOS Data Book (DL129/D).


| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|--|---|----|
| C_{PD} | Power Dissipation Capacitance (Per Decoder) (Note 8) | 55 | pF |

^{8.} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

^{6.} Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

MC74HC139A

SWITCHING WAVEFORMS AND TEST CIRCUIT







Figure 2. Switching Waveform

Figure 3. Switching Waveform



* Includes all probe and jig capacitance

Figure 4. Test Circuit

PIN DESCRIPTIONS

ADDRESS INPUTS

A0_a, A1_a, A0_b, A1_b (Pins 2, 3, 14, 13)

Address inputs. These inputs, when the respective 1-of-4 decoder is enabled, determine which of its four active-low outputs is selected.

CONTROL INPUTS

Select_a, Select_b (Pins 1, 15)

Active-low select inputs. For a low level on this input, the outputs for that particular decoder follow the Address

inputs. A high level on this input forces all outputs to a high level.

OUTPUTS

$Y0_a - Y3_a$, $Y0_b - Y3_b$ (Pins 4 - 7, 12, 11, 10, 9)

Active—low outputs. These outputs assume a low level when addressed and the appropriate Select input is active. These outputs remain high when not addressed or the appropriate Select input is inactive.





Figure 5. Expanded Logic Diagram

(1/2 of Device)

MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIN | METERS | INC | HES | |
|-----|--------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 9.80 | 10.00 | 0.386 | 0.393 | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | |
| C | 1.35 | 1.75 | 0.054 | 0.068 | |
| D | 0.35 | 0.49 | 0.014 | 0.019 | |
| F | 0.40 | 1.25 | 0.016 | 0.049 | |
| G | 1.27 | BSC | 0.050 BSC | | |
| J | 0.19 | 0.25 | 0.008 | 0.009 | |
| K | 0.10 | 0.25 | 0.004 | 0.009 | |
| M | 0° | 7° | 0° | 7° | |
| Ρ | 5.80 | 6.20 | 0.229 | 0.244 | |
| R | 0.25 | 0.50 | 0.010 | 0.019 | |

| 2. 3. | COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE | 2. 3. 4. 5. 6. 7. 8. 9. 10. | CATHODE ANODE NO CONNECTION CATHODE CATHODE NO CONNECTION ANODE CATHODE CATHODE ANODE NO CONNECTION CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE | 2. 3. 4. 5. 6. 7. 8. 9. 10. | COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #2 COLLECTOR, #3 | STYLE 4: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | COLLECTOR, #1 COLLECTOR, #2 COLLECTOR, #3 COLLECTOR, #3 COLLECTOR, #4 COLLECTOR, #4 BASE, #4 EMITTER, #4 BASE, #3 | | |
|--|---|--|---|--|---|---|---|--|---|
| 14. | COLLECTOR | | NO CONNECTION | 14. | | 14. | | SOLDERING | FOOTPRINT |
| 15. | EMITTER | | ANODE | 15. | | 15. | | 8) | (|
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 | 6.4 | |
| STYLE 5: PIN 1. 2. 3. 4. 5. 6. 7. 8. | DRAIN, DYE #1 DRAIN, #1 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 | STYLE 6: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | CATHODE | STYLE 7: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | SOURCE N-CH COMMON DRAIN (OUTPU' GATE P-CH COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' SOURCE P-CH SOURCE P-CH | T) T) T) | 1 0. | 6X 1 1 1 1 1 1 1 1 1 1 | 16 |
| 10. | SOURCE, #4 | 10. | ANODE | 10. | COMMON DRAIN (OUTPUT | T) | | | |
| 11. | GATE, #3 | 11. | | 11. | COMMON DRAIN (OUTPUT | | | | |
| 12. | SOURCE, #3 | 12. | ANODE | 12. | COMMON DRAIN (OUTPUT | | | | 1.07 |
| 13. | GATE, #2 | 13. | ANODE | 13. | GATE N-CH | | | | |
| 14. | SOURCE, #2 | 14. | | 14. | COMMON DRAIN (OUTPUT | | | | ↓ PITCH |
| 15. | GATE, #1 | 15. | ANODE | 15. | COMMON DRAIN (OUTPUT | T) | | | + |
| 16. | SOURCE, #1 | 16. | ANODE | 16. | SOURCE N-CH | | | 8 | 9 + - + + + + + + + + + + + + + + + + + |

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | |
|------------------|-------------|--|-------------|--|--|--|
| DESCRIPTION: | SOIC-16 | | PAGE 1 OF 1 | | | |


ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

0.10 (0.004)

D


-T- SEATING PLANE





TSSOP-16 CASE 948F-01 ISSUE B

DATE 19 OCT 2006




NOTES

- JIES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD
 FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIN | IETERS | INCHES | | |
|-----|--------|-----------------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.05 0.15 0.002 | | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 | BSC | 0.026 BSC | | |
| Н | 0.18 | 0.28 | 0.007 | 0.011 | |
| J | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| Κ | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| Г | 6.40 | | 0.252 BSC | | |
| М | 0 ° | 8° | 0 ° | 8 ° | |

SOLDERING FOOTPRINT

G



GENERIC MARKING DIAGRAM*

168888888 XXXX XXXX **ALYW** 188888888

XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | TSSOP-16 | | PAGE 1 OF 1 |

DETAIL E

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative