

SANYO Semiconductors **DATA SHEET**

LC7982A -

CMOS IC

LCD Dot Matrix Graphics Display Controller

Overview

The LC7982A is an LCD dot matrix graphics display controller IC. It stores display data sent from an 8-bit microcontroller in external display RAM and generates dot matrix LCD drive signals. Applications can select either of two modes: graphics mode, in which each bit in external RAM controls the on/off state of an individual pixel (dot) on the LCD, and character mode, in which character codes are stored in external RAM and the dot pattern is generated using the built-in character generator ROM. Thus the LC7982A can support a wide range of applications. The LC7982A is fabricated in a CMOS process, and in conjunction with a CMOS microcontroller, can implement low-power LCD display systems. This device differs from the LC7981 only in the data stored in the built-in character generator ROM.

Features

- LCD dot matrix and graphics display controlle
- · Display control capacity

Graphics mode 512 K dots (216 b, 28) Character mode 40% characters 112 b, tes)

- Character generator ROM 7360 bits
 - · European character support
 - Character font: 5×7 dots 160 characters 192 characters Character font: 5×11 dots 32 characters total

(Can be expanded by up to Kb sing external ROM.)


- Supports interfacing with 8-t micr controllers.
- Display duty (program nectable)
 - From static to 1/25¢ Juty

- Extensive set of command unction
 - Scroll, cursor on/or "lin. naracter olinking, bit manipulation
- Display methods · Meth. 1 , and method B (program selectable)
- Built-in oscillator c. vui (Using an external resistor and caracitor)
- Low power
- +5V sir 1e- oltage power supply

Pac' ge Dimensions

unit.

3055A-Q. P60C



- An, and a SANYC Semiconductor products described or contained herein do not have specifications that call undle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

Specifications

Absolute Maximum Ratings at Ta = 25°C, GND = 0 V


Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +7.0	V
Input voltage	VI		-0.3 to V _{DD} +0.3	V
Output voltage	Vo		-0.3 to V _{DL} +0.3	V
Allowable power dissipation	Pd max	Ta = 75°C	200	mW
Operating temperature	Topr		−20 to +75	°C
Storage temperature	Tstg		⁻⁵ to +125	°C

Allowable Operating Ranges at $Ta = -20 \text{ to } +75^{\circ}\text{C}$, GND = 0 V

Parameter	Symbol	Conditions	'n	Ratings typ	max	Unit
Supply voltage	V _{DD}		4.10		5.25	V
High-level input voltage	V _{IH} 1	Input and I/O pins other than SYNC and CA.	.2		V _{DD}	V
Low-level input voltage	V _{IL} 1	Input and I/O pins other than SYNC and C/A.	0		0.8	V
High-level input voltage	V _{IH} 2	SYNC, CR	0.7 V _{DD}	//	V _{DD}	V
Low-level input voltage	V _{IL} 2	SYNC, CR	9		0.3 V _{DD}	V
High-level output voltage	V _{OH} 1	I_{OH} = -0.6 mA, DB0 to DB7, \overline{W} =, MA0 to MA15, MD0 to MD7	2.4		V _{DD}	V
Low-level output voltage	V _{OL} 1	I_{OL} = 1.6 mA, DB0 to DB7, \overline{W} \tilde{E} , MA0 to MA15, MD0 to MD7	0		0.4	V
High-level output voltage	V _{OH} 2	I _{OH} = -0.6 mA, SYNC, ¿PO, FLM, CL1, CL2, D1, D2, MA, MB	V _{DD} - 0.4		V _{DD}	V
Low-level output voltage	V _{OL} 2	I _{OL} = 0.6 mA, \$\overline{S}\text{YNC}, CPC \cdot LM, CL1, CL2, D1, \(\text{/22}, MA, \cdot \text{'B}	0		0.4	V
[Internal Clock Operation]						
Clock oscillator frequency	fosc	Cf = 15 pF ±5%, F' = 35 2 ±2 11	500	600	700	kHz
[External Clock Operation]						
Clock operating frequency	f _{CP}	7/			2.5	MHz
Clock duty	Duty	/*3	47.5	50	52.5	%
Clock rise time	trcp	*3			50	ns
Clock fall time	tfqp	*3			50	ns

Electrical Characteristics at Ta = 20 + 75°C, GND = 0 V, $V_{DD} = 5 \text{ V} \pm 5\%$

Parameter	Symt Conditions Ratings min typ			Unit	
Falameter			typ	max	Oille
Input leakage current	$V = 0$ to $V_{D,0}$, $\overline{V}S$, E, RS, R/W, \overline{RES}	-5		5	μA
Current drain	I _{CC} 1 RC oscillator I _{OSC} = 600 kHz		2	4	mA
Current drain	-2 External cluck, f _{CP} = 2.5 MHz		3	5	mA
Pull-up current	V _{IN} = G'ND, DB0 to DB7, RD0 to RD7, MD0 to MD7		10	20	μΑ




 $Cf = 15 \text{ pF} \pm 5\%$ $Rf = 39 \text{ k}\Omega \pm 2\%$ (When $f_{OSC} = 600 \text{ kHz (typical)}$)


$$Duty = \frac{Th}{Th + T1} \times 100\%$$

Timing Characteristics

• Bus read/write operation 1 Read cycle



Write cycle



A10925

 $Ta = -20 \text{ to } +75^{\circ}\text{C}, V_{DD} = 5\text{V} \pm 5\%, \text{GND} = 0 \text{ V}$

Parameter	Symbol	anditions		Unit		
Farameter	Symbol	SHOUIDIE	min	typ	max	Oille
Address setup time	t _{AS}		90			ns
Address hold time	t _{AH}		10			ns
Data delay time (read)	t _{DDR}	C _L = 50 pF			140	ns
Data hold time (read)	t _{DHR}		10			ns
Data setup time (write)	t _{DSW}		220			ns
Data hold time (write)	t _{DF/W}		20			ns


Note: Test waveform definition



Input pins are driv 2. and 0.45 V, and the timing is measured at 1.5 V

• Bus read/write operation 2 Data read cycle

Data write cycle




 $Ta = -20 \text{ to } +75^{\circ}\text{C}, V_{DD} = 5\text{V} \pm 5\%, \text{GND} = 0 \text{ V}$

Parameter	Symbol	Instruction register value		Ra	tings	Unit
raiametei	Symbol	mstruction register value	min	typ max		Onit
Read cycle time	t _{RCY}	0DH			$\frac{(HP+2) \times 10^3}{f_{OSC}}$ +200	ns
Write cycle time	t _{WCY} 1	0EH, 0F/1			$\frac{(2HP+2) \times 10^3}{f_{OSC}}$ +200	ns
Write cycle time	t _{WCY} 2	0C/I			$\frac{(HP+2) \times 10^3}{f_{OSC}}$ +200	ns
Write cycle time	t _{WCY} 3	00°H, 01H, 02 03H, 1, 08H, 09			2000 f _{OSC} +200	ns

Notes: • For character display, HP is the number of dots. The number of on the display from each byte of display data.

- f_{OSC} is the oscillator frequency, in units of
 All measurements are made at 1.5 V.

• Parallel operation (master mode)




Ta = -20 to $\sqrt{5}$ °C, DD = 5V 25%, DD = 0 V

Parameter	Symbol	Conditions		Ratings		Unit
araneter	Syllibol	Conditions	min	typ	max	Offic
SYNC delay time	t _{DSY}				100	ns
SYNC pulse width	twsy		350			ns

Notes: • With no loads on any of the output pins.

Measurements are made at 0.5 V_{DD}.

• External RAM and ROM interface




Read Cycle at Ta = -20 to +75°C, V_{DD} = 5 V ± 5 %, GND = 0 V

Parameter	Parameter Symbol Conditions		Unit
Farameter	Symbol	min typ max	Offic
MA0 to MA15 read address delay time	t _{DMAR}	99	i ns
MD0 to MD7, RD0 to RD7 setup time	t _{SMDR}	106	ns

Write Cycle at Ta = $-20 \text{ to } +75^{\circ}\text{C}$, $V_{DD} = 5 \text{ V} \pm 5\%$, GMP = 0 V

Parameter	Symbol	Conditions		
Farameter	Symbol	min typ max	Unit	
Memory address setup time	t _{SMAW}	50	ns	
WE pulse width	t _{WWE}	350	ns	
Memory data setup time	t _{SMDW}	250	ns	
Memory address hold time	t _{HMAW}	50	ns	
Memory data hold time	t _{HMDW}	50	ns	

Notes: • With no loads on any of the output pins. • All measurements are made at 1.5 V.




• Driver IC inte.

Parameter	Cumbal	Symbol Conditions —		Ratings			
raidileter	Syllibol			typ	max	Unit	
Clock cycle time	t _{CYC}		400			ns	
Clock phase difference	t _{DCL}				100	ns	
Clock rise and fall times	t _{CRF}				30	ns	
D1 and D2 phase difference	t _{DD}				100	ns	
MA and MB phase difference	t _{DMA}				200	ns	
FLM phase difference	t _{DFM}				200	ns	

Ta = -20 to +75°C, $V_{DD} = 5 \text{ V } \pm 5\%$, GND = 0 V

Pin Assignment



• When expansion ROM is used, MA0 to MA11 are used as the RAM address and MA12 to MA15 are used as the expansion ROM address.

Block Functions

Registers

The LC7982A has five internal registers: the instruction register, the data input register, the data output register, the dot register, and the mode control register.

- The instruction register holds the instruction code, which includes the start address and the cursor address. This register is a 4-bit register, and the lower 4 bits (DB0 to DB3) of the data bus are written to this register.
- The data input register is used to temporarily hold data for external RAM, the dot register, the mode control register, and other registers. It is an 8-bit register.
- The data output register is used to temporarily hold data read output from external FAM, and is an obit register. The cursor address passes through the data input register and is written to the cursor address ounter and when a memory readout instruction is loaded into the instruction register, IC internal operations read from external RAM and load it into the data output register. Data transfer to the microcontroller completes when the instruction.
- The dot register holds the character pitch, the number of dots in the vertical recon, and other display data. Data from the microcontroller passes through the data input register and is written to is register.
- The mode control register holds display state information for the LCD, one of play only ff state and the cursor only off/blinking state. It is a 6-bit register. Data from the microcontroller assest rough the data input register and is written to this register.

Busy Flag

This flag is set to 1 when the LC7982A is performing internal or rations. In this state, the next instruction cannot be accepted. The state of the busy flag is output from DE7 when RS 1 and R/W is 1. The microcontroller application software must first verify that the busy flag is 0 before writing the next instruction. However, after a data read instruction or a data write instruction, the microcontroller may execute the next instruction without checking the busy flag after the maximum value of the read cycle or write cycle stapses, respectively.

Dot Counter

The dot counter generates LCD display timing accordant to a contents of the dot register.

Refresh Address Counter

The refresh address counters control the addresses of the external RAM, the character generator ROM, and expansion ROM. There are two refresh address counter, refresh address counter (1) and refresh address counter (2). Refresh address counter (1) is used for the upper recognitive and refresh address counters (2) is used for the lower screen. In graphics mode, these registers output 10-bit data in this used as the external RAM address signals. In character mode, the upper 4 bits are ignored and the 4 bits of the time address counter are output in place of those four bits. These 4 bits are used as the expansion ROM address.

Character Generator ROM

The character generator RO1 holds he data for 192 characters, a total of 7360 bits. It takes a character code from external RAM and a line de the line address counter as its address signals, and outputs 5 bits of dot data. Although this ROM hol s a fo. with 192 characters, of which 160 are 5×7 dot characters and 32 are 5×11 dot characters, up to 256° 10 maracters can be supported by using expansion ROM.

Cursor Address Crun...

Instructions can be u. d to set up this 16-bit counter in advance. This counter holds the address when reading or writing external RAN (either display dot data or character codes). The cursor address counter is automatically incremented after reading or writing display data or after executing a bit set or bit clear instruction.

Cursor Signal Generator

A cursor can be displayed in character mode under instruction control. A cursor is automatically generated when the cursor address counter and the line address counter reach the stipulated values.

Parallel to Serial Converter

Parallel data from external RAM, the character generator, or expansion RAM is converted to series data by the two parallel to series converter circuits and output at the same time to the LCD drive circuits for the upper and lower screens as series data.

LC7982A

Pin Functions

Pin No.	Pin	Function					
21 to 28	DB0 to DB7	Data bus. These are 3-state shared I/O pins and are used for data transfers to and from the microcontroller.					
15	CS	select: The IC is set to the selected state when $\overline{\text{CS}} = 0$.					
17	R/W	Read/write: R/W = 1·······Microcontroller ← LC7982A					
17	H/VV	R/W = 0······Microcontroller → LC7982A					
18	RS	Register select: RS = 1 ····Instruction register					
10	H5	RS = 0 ····Data register					
16	Е	Enable: Data writes are performed when E falls from high to low.					
16		Data can be read when E = 1.					
6, 7, 8	CR, R, C	RC oscillator connections					
14	RES	Reset: When this pin is set 0, the display is turned off and slave mode and HP = 6 set.					
1 to 4	MA0 to MA15	isplay RAM address outputs					
49 to 60	MAU IO MATS	In character display mode, MA12 to MA15 are output as the external CG raster au ss					
30 to 37	MD0 to MD7	Display data bus: Three-state shared input and output signals					
38 to 45	RD0 to RD7	ROM data inputs: Dot data from an external character generator is input upon the pins.					
13	WE	Write enable: The RAM write signal					
46	CL2	Display data shift clock					
11	CL1	Display data latch signal					
10	FLM	Frame signal					
19	MA	LCD drive signal: Alternation signal ·····Method A					
5	MB	LCD drive signal: Alternation signal ·····Methou B					
47.49	D1, D2	Display data serial output: D1 ···············l/pper screen					
47, 48	D1, D2	D2·······l ower screen					
9	CPO	Slave mode clock					
		Parallel operation synchronizing signal: Three tate she ad input and output signal.					
12	SYNC	Master mode: Outputs a synchrchizing simal.					
		Slave mode: Inputs a synchronizing squal					

Display Control Instructions

The display is controlled by writing data to the instruction register and the 13 data registers. The instruction register and the data registers are differentiated using the RS signal. First, with RS set to 1 the application writes 8-bit data to the instruction register and specifies the code for the data register. Then, with RS set to 0, the application writes 8-bit data to the data register, and the specified instruction is executed. Note that another instruction carnot be written while the previous instruction is executing. Since the busy flag is set during this period, applications must verify that the busy flag is 0 before writing an instruction. However, after a data read instruction or a data write instruction, the microcontroller may execute the next instruction without checking the busy flag after the maximum value of the add cycle or write cycle elapses, respectively

• Mode control

Applications specify the mode control register by writing 00H to the instruction register. (The form "00H" is used to express values in hexadecimal.)

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBC
Instruction register	0	1	0	0	0	0	0	0	0	J
Mode control register	0	0	0	0			Mode	data		//

DB5	DB4	DB3	DB2	DB1	DB0	Cursor/blinking	CG	Graphics/c' aracter displa
		0	0			Cursor off	g	
		0	1		0	Cursor on	Internal CG	
		1	0		"	Cursor off/character blinking	tern	
		1	1	0		Cursor blinking	5	Ch acie. "splay
1/0	1/0	0	0			Cursor off	3	mode
		0	1		1	Cursor on		
		1	0			Cursor off/character blin'ung	External	
		1	1			Cursor blinking	Щ	
		0	0	1	0		\times	Graphics mode
Display on/of	Master/ slave	Blinking	Cursor	Mode	Internal/ external CG	// _		9 //
		>	0: Si	aster r lave m isplay	ode on			

• Character pitch setting

Register	R/W	3	DF	DB6	DP3	DB4	DB3	DB2	DB1	DB0
Instruction register	-	1	U	0	0	0	0	0	0	1
Character pitch register	2	0	('	VP - 1)	binary	/	0	(HF	- 1) b	inary

VP indicates the remove of dots in the vertical direction per character. Applications should determine this value based on the desired vertical ser ration between characters. This setting is only meaningful in character display mode, and is ignored in graphical poue.

In character displayed mode, HP indicates the number of dots in the horizontal direction per character, and also includes the gap between the character and the character displayed to the right. In graphics mode, HP indicates the number of bits displayed from each byte of display data from RAM.

HP can be set to one of three values.

Нр	DB2	DB1	DB0	Setting
6	1	0	1	Horizontal character pitch of 6 dots
7	1	1	0	Horizontal character pitch of 7 dots
8	1	1	1	Horizontal character pitch of 8 dots

· Character count setting

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction register	0	1	0	0	0	0	0	0	1	0
Character count register	0	0			(H _N – 1) bina	ry		

In character display mode, H_N specifies the number of characters displayed in the horizontal direction. In graphics mode, H_N specifies the number of bytes displayed in the horizontal direction. The total number of dots displayed on the screen in the horizontal direction is given by the following formula.

 $n = HP \times H_N$

 $H_{N}\mbox{ can be set to an even number in the range 2 to 256 (decimal).}$

• Time division setting (display duty)

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction register	0	1	0	0	0	0	0	0	1	1
Duty register	0	0			(N _{>}	(– 1) b	inary			

 N_X specifies the time division setting. That is, the display duty is set to $1/N_Y$ N_X can be set to a value in the range 1 to 256 (decimal).

Cursor position setting

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DP2	DB1	Db.
Instruction register	0	1	0	0	0	0	0	1	7	
Cursor position register	0	0	0	0	0	0		CP - 1) biri	$\overline{\mathbf{y}}$

In character display mode, CP specifies the line where the corror is displayed. For example, if CP is set to 8 (decimal), the cursor will be displayed under the character for a 5×7 cont. Le length of the cursor in the horizontal direction will be equal to horizontal direction character pitch HP. While Corror be set to any value in the range 1 to 16 (decimal), if it is set to a value less than or equal to the vertical direction that if CP. VP the cursor will not be displayed. The length of the cursor in the horizontal direction will be equal to HP.

• Display start position low-order address

Register	R/W	RS	D <i>3</i> 7	DB′	DF	DB4	DB3	ГВ2.	DB1	DB0
Instruction register	0	1	0				1	٥	0	0
Display start address register (Low-order byte)	0	6	K	(Sta.	ddre	ss low-	oruer t	oyte) b	inary	

• Display start position high-order . 'Tress

Register	R/	W	J	37	36	DB5	DB4	DB3	DB2	DB1	DB0
Instruction register)	1	Ċ	0	J	0	1	0	0	1
Display start address equster (High-order byte)			0		(Start a	nddress	s high-	order l	oyte) b	inary	

These instructions togeth, while the display start address value into the display start address register. The display start address specifies the Property address where the data to be displayed at the upper left of the screen is stored.

The start address is a 16-1 t value formed from high-order and low-order bytes.

• Cursor add ss (lo order) setting (RAM read/write low-order address)

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction register	0	1	0	0	0	0	1	0	1	0
Cursor address counter (Low-order byte)	0	0	(C	ursor	addres	s low-	order b	oyte) b	inary	

• Cursor address (high order) setting (RAM read/write high-order address)

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
Instruction register	0	1	0	0	0	0	1	0	1	1	
Cursor address counter (High-order byte)	0	0		(Curso	r addr	ess hiç	gh-orde	er byte) binar	у	

These instructions together write the cursor address value into the cursor address register. The cursor address indicates the address used for refering to RAM for the display data or character code. That is, the data at the address specified by the cursor address will be read or written. In character display mode, the cursor is displayed at the position specified by the cursor address.

While the cursor address is a 16-bit value formed from high-order and low-order byte applications must only use cursor addresses that obey the following restrictions.

1	When the application rewrites (sets) both the low-order and high-order bytes.	The application must first set the low-order byte and then set the high-order byte.
2	When the application only needs to rewrite the low-order byte	After writing the low-order byte, the application must also write the high-order byte.
3	When the application only needs to rewrite the high-order byte	The application should simply write the high-order byte. There is no need for it to write the low-order byte.

The cursor address counter is a 16-bit increment-only counter with sea and reset functions. When the nth bit changes from 1 to 0, bit n+1 is incremented. When the low-order byte is set, not set caused the MSB in the low-order byte to change from 1 to 0, the LSB in the high-order byte will be incremented. It is incremented to change from 1 to 0, the LSB in the high-order byte will be incremented. It is incremented to change from 1 to 0, the LSB in the high-order byte will be incremented. It is incremented to change from 1 to 0, the LSB in the high-order byte will be incremented. It is incremented to change from 1 to 0, the LSB in the high-order byte will be incremented. It is incremented to change from 1 to 0, the LSB in the high-order byte will be incremented. It is incremented to change from 1 to 0, the LSB in the high-order byte will be incremented. It is incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented. It is incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to change from 1 to 0, the LSB in the high-order byte will be incremented to the high-order byte will be incremented to the high-order byte will be a change from 1 to 0, the LSB in the high-order byte will be a change from 1 to 0, the low-order byte will be a change from 1 to 0, the low-order byte will be a change from 1 to 0, th

· Display data write

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	٦	DB	DB0
Instruction register	0	1	0	0	0	0		1		0
RAM	0	0	N	ISB (P	attern	data o	r.	uter	de) L	SB

When 8 bits of data are written by writing the instruction code 0CH to the instruction register when RS is 0, that data will be written as either display data or a character code to the KAM address specified by the cursor address counter. The value of the cursor address counter is increasing a later the write.

· Display data read

Register	R/W	rs	DB7	36	DB5	ЭВ4	DP3	DB2	DB1	DB0
Instruction register	0		0	0	0	0	1	1	0	1
RAM	1/	0	ls.	ੇਤ (P	attern	data o	rchara	acter c	ode) L	SB

Applications can read out data in favor after the LC7982A has been set to the readout state by writing the instruction code 0DH to the instruction research on RS is 0. The data readout procedure is described below.

When this instruction is executed, le contents of the data output register will be output from the pins DB0 to DB7. After that, the R/AM dr a specimed by the cursor address will be transferred to the data output register. Additionally, the cursor address will le incremented by 1. As a result, the correct data will not be read out on the first readout after the cursor address in let, be specified data will be read out on the second read. Accordingly, applications that read data out after setting the cursor address must perform a single dummy read operation.

• Bit clear

Regis	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction register	0	1	0	0	0	0	1	1	1	0
Bit clear	0	0	0	0	0	0	0	(N _B	– 1) bi	nary

• Bit set

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction register	0	1	0	0	0	0	1	1	1	1
Bit set	0	0	0	0	0	0	0	(N _B – 1) binary		inary

The bit clear and bit set instructions set a specified bit in a byte in display data RAM to 0 or 1, respectively. The bit clear instruction clears the bit specified by N_B to 0, and the bit set instruction sets the bit to 1. The RAM address is determined by the cursor address, and the cursor address is automatically incremented by 1 after the instruction is executed. N_B must be a value in the range 1 to 8. A value of 1 specifies the LSB and a value of 8 specifies the MSB.


· Busy flag readout

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Busy flag	1	1	1/0				*			

When the LC7982A is set to readout mode when RS is 1, the state of the busy flag will be output from DB7. The busy flag will be 1 during the execution of any of the above thirteen instructions, and will be 0 when instruction execution has completed and the LC7982A can accept the next instruction. When the busy flag is 1, the LC7982A cannot accept instructions. Therefore, applications must check the busy flag and verify that it is 0 before executing an instruction or writing data to the LC7982A. However, after a data read instruction or a data write instruction the microcontroller may execute the next instruction without checking the busy flag after the maximum value of the read cycle or write cycle, respectively. The busy flag is not changed by writes to the instruction register when RS is 1. Therefore, it is not necessary to check the busy flag immediately after writing the instruction register.

It is not necessary to issue any instruction register commands to read out the busy floor

Relationship between HP, H_N, VP, CP, and N_X and the LCD Panel



Symbol	Function	Description	Value
HP	Horizor (tal charact pitch	Character pitch in the horizontal direction	6 to 8 dots
H _N	Horizontal character	Number of characters per line in the horizontal direction or number of words per line (in graphics mode)	An even number in the range 2 to 256
VP	Vertical cha cter .c.	Character pitch in the vertical direction	1 to 16 dots
СР	Cursor p. '*ion	Number of the line where the cursor will be displayed	1 to 16 lines
N _X	Vertice	Display duty	1 to 256 lines

Note: If n is the mber o. ots in the vertical direction on the screen, and n is the number of dots in the horizontal direction, then the following relationships will be held:

 $1/m = 1/N_X = Dis_h$ duty


 $n = HP \vee H_N$

m/VP = Number of lines disriayed


CP ≤ VP

LC7982A


Display Modes



Sample Application Circuit 1




Sample Application Using Combined Graphic and Character Display



Sample Structures

• Graphics mode



• LC7982A Built-in Character Generator (Only the characters enclosed in the heavy broken line differ from the LC7981.)

Upper 4 bits	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
xxxx0000												
xxxx0001												
xxxx0010												
xxxx0011												
xxxx0100												
xxxx0101												
xxxx0110												
xxxx0111												
xxxx1000												
xxxx1001												
xxxx1010		7,000										
xxxx101 <i>1</i>												
xxxx110												
xxxx1191												
xxxx1110												
xxxx1111												



- Specifications of any and all SAN OS miconductor products described or contained herein stipulate the performance, characteristic in an infunctions of the described products in the independent state, and are not guarantees of the informance, characteristics, and functions of the described products as mounted in the sustomer optomic to or equipment. To verify symptoms and states that cannot be evaluated in an independent levice, the customer should always evaluate and test devices mounted in the customer's productors or expirement.
- SANYO Semiconductor Co., 'td. strives to supply high-quality high-reliability products. However, any and all semiconduct a projects rail with some probability. It is possible that these probabilistic failures could give rise to actidents a events that could endanger human lives, that could give rise to smoke or fire, or that could cause day age to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and pror prevention circuits for safe design, redundant design, and structural design.
- In the ever that and the arrow are controlled under any of applicable local export control laws and regulations, such produces must no be exported without obtaining the export license from the authorities concerned in accordant what the above law.
- No part this publication may be reproduced or transmitted in any form or by any means, electronic or echar al, including photocopying and recording, or any information storage or retrieval system, or other see, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANY Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1998. Specifications and information herein are subject to change without notice.