SMHS561A - MARCH 1995 - REVISED JUNE 1995

- Organization . . . 4194304 × 1
- Single 5 V Power Supply, for TMS44100/P (±10% Tolerance)
- Single 3.3 V Power Supply, for TMS46100/P (±10% Tolerance)
- Low Power Dissipation (TMS46100P only)
 - 200-μA CMOS Standby
 - 200-uA Self Refresh
 - 300-μA Extended-Refresh Battery Backup
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(t _{RAC})	(t _{CAC})	(t_{AA})	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'4x100/P-60	60 ns	15 ns	30 ns	110 ns
'4x100/P-70	70 ns	18 ns	35 ns	130 ns
'4x100/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
 - 1024-Cycle Refresh in 16 ms
 - 128 ms (Max) for Low-Power, Self-Refresh Version (TMS4x100P)
- 3-State Unlatched Output
- Texas Instruments EPIC™ CMOS Process
- Operating Free-Air Temperature Range 0°C to 70°C

description

The TMS4x100 series are high-speed, 4194304-bit dynamic random-access memories, organized as 4194304 words of one bit each. The TMS4x100P series are high-speed, low-power, self-refresh with extended-refresh, 4194304-bit dynamic random-access memories, organized as 4194304 words of one bit each. Both series employ state-of-the-art EPICTM (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low voltage.

_	DGA PACKAGE (TOP VIEW)				DJ PACKAGE (TOP VIEW)						
D	1 2 3 4 5	26 25 24 23 22	V _{SS} Q CAS NC A9	D	1 2 3 4 5	26 25 24 23 22	V _{SS} Q CAS NC A9				
A0	9 10 11 12 13	18 17 16 15 14	A8 A7 A6 A5 A4	A0	9 10 11 12 13	18 17 16 15 14	A8 A7 A6 A5 A4				

ı	PIN NOMENCLATURE
A0-A10	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
W	Write Enable
Vcc	5-V or 3.3-V Supply
Vss	Ground


DEVICE	POWER SUPPLY	SELF-REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS44100	5 V	_	1024 in 16 ms
TMS44100P	5 V	YES	1024 in 128 ms
TMS46100	3.3 V	_	1024 in 16 ms
TMS46100P	3.3 V	YES	1024 in 128 ms

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4x100 and TMS4x100P are offered in a 20-/26-lead plastic surface-mount small-outline (TSOP) package (DGA suffix) and a 300-mil 20-/26-lead plastic surface-mount SOJ package (DJ suffix). Both packages are characterized for operation from 0° C to 70° C.


EPIC is a trademark of Texas Instruments Incorporated.





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



SMHS561A - MARCH 1995 - REVISED JUNE 1995

operation

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the CAS page cycle time used.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses. This feature allows the TMS4x100 to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after t_{CAC} max (access time from \overline{CAS} low), if t_{AA} max (access time from column address) has been satisfied. If column addresses for the next cycle are valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of t_{CAC} or t_{CPA} (access time from rising edge of \overline{CAS}).

address (A0-A10)

Twenty-two address bits are required to decode 1 of 4194304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by the row-address strobe (\overline{RAS}). The eleven column-address bits are set up on A0 through A10 and latched onto the chip by the column-address strobe (\overline{CAS}). All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select, activating the output buffer, as well as latching the address bits into the column-address buffer.

write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on \overline{W} selects the read mode and a logic low selects the write mode. \overline{W} can be driven from standard TTL circuits (TMS44100/P) or low-voltage TTL circuits (TMS46100/P) without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting common I/O operation.

data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. In an early-write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or read-write cycle, \overline{CAS} is already low and the data is strobed in by \overline{W} with setup and hold times referenced to this signal.

data out (Q)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle, the output becomes valid after the access time interval t_{CAC} (which begins with the negative transition of \overline{CAS}) as long as t_{RAC} and t_{AA} are satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} is low; \overline{CAS} going high returns it to the high-impedance state. In a delayed-write or read-write cycle, the output follows the sequence for the read cycle.



SMHS561A - MARCH 1995 - REVISED JUNE 1995

refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x100P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh. Hidden refresh can be performed while maintaining valid data at the output. This is accomplished by holding \overline{CAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a \overline{RAS} -only refresh cycle. The external address is ignored during the hidden-refresh cycle.

CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive CBR refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300- μ A (TMS46100P) or 500- μ A (TMS44100P) refresh current is available on the low-power devices. Data integrity is maintained using CBR refresh with a period of 125 μ s while holding RAS low for less than 1 μ s. To minimize current consumption, all input levels need to be at CMOS levels (V_{IL} \leq 0.2 V, V_{IH} \geq V_{CC} - 0.2 V).

self refresh

The self-refresh mode is entered by dropping \overline{CAS} low prior to \overline{RAS} going low. \overline{CAS} and \overline{RAS} are both held low for a minimum of 100 μs . The chip is then refreshed by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both \overline{RAS} and \overline{CAS} are brought high to satisfy t_{CHS} . Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.

power up


To achieve proper device operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.

test mode

An industry-standard design-for-test (DFT) mode is incorporated in the TMS4x100 and TMS4x100P. A CBR cycle with \overline{W} low (WCBR) cycle is used to enter the test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data-out terminal goes high. If any one bit is different, the data-out terminal goes low. Any combination of read, write, read-write, or page-mode cycles can be used in the test mode. The test-mode function reduces test times by enabling the 4-Mbit DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and column address 0 are not used. A \overline{RAS} -only or CBR refresh cycle is used to exit the DFT mode.



test mode (continued)



† The states of \overline{W} , data in, and address are defined by the type of cycle used during test mode.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC} :	TMS44100, TMS44100P	$-$ 1 \vee to 7 \vee
	TMS46100, TMS46100P – 0).5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS44100, TMS44100P	$-$ 1 \vee to 7 \vee
	TMS46100, TMS46100P – 0).5 V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range, T	A	0°C to 70°C
Storage temperature range, T _{stg}		5°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to Vss.

recommended operating conditions

		TM	IS44100	/P		TMS4610	0/P	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
VIH	High-level input voltage	2.4		6.5	2		V _{CC} + 0.3	V
V_{IL}	Low-level input voltage (see Note 2)	- 1		0.8	- 0.3		0.8	V
TA	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

SMHS561A - MARCH 1995 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		'44100 '44100		'44100 '44100		'44100-80 '44100P-80		UNIT
		CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$		2.4		2.4		2.4		V
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$			0.4		0.4		0.4	٧
Ι _Ι	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{I} = 0 \text{ V to } 6.5 \text{ V},$ All others = 0 V to V_{CC}			± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \text{V}_{O} = 0 \text{ V}$	$\frac{V_{CC}}{CAS}$ = 5.5 V, V_{O} = 0 V to V_{CC} , $\frac{V_{CC}}{CAS}$ high		± 10		± 10		± 10	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum	After 1 memory cycle,		105		90		80	mA
1	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)			2		2		2	mA
I _{CC2}		After 1 memory cycle, RAS and CAS high,	'44100		1		1		1	mA
		$V_{IH} = V_{CC} - 0.2 V$ (CMOS)	'44100P		500		500		500	μΑ
ICC3	Average refresh current (RAS only or CBR) (see Note 4)	V _{CC} = 5.5 V, Minimum RAS cycling, CAS high (RAS only); RAS low after CAS low (C	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only);		105		90		80	mA
I _{CC4}	Average page current (see Notes 3 and 5)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{mir}$			90		80		70	mA
ICC6 [†]	Self-refresh current (see Note 3)	$\overline{\text{CAS}} \le 0.2 \text{ V}, \overline{\text{RAS}} < 0.2 \text{ V}$ t_{RAS} and $t_{\text{CAS}} > 1000 \text{ m}$			500		500		500	μА
I _{CC7}	Standby current, outputs enabled (see Note 3)	$\overline{RAS} = V_{IH}, \qquad \overline{CAS} = V_{I}$ Data out = enabled			5		5		5	mA
I _{CC10} †	Battery-backup current (with CBR)	$\begin{array}{ll} t_{RC} = 125~\mu s, & t_{RAS} \leq 1 \\ v_{CC} - 0.2~V \leq v_{IH} \leq 6.5~V \\ 0~V \leq v_{IL} \leq 0.2~V, \\ \hline W~\text{and}~\overline{\text{OE}} = v_{IH}, \\ \text{Address and data stable} \end{array}$			500		500		500	μΑ

† For TMS44100P only

NOTES: 3. ICC max is specified with no load connected.

4. Measured with a maximum of one address change while RAS = VIL

5. Measured with a maximum of one address change while CAS = VIH

SMHS561A - MARCH 1995 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		'46100-0 '46100P		'46100-7 '46100P		'46100-8 '46100P		UNIT
		CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	
	High-level	$I_{OH} = -2 \text{ mA (LVTTL)}$		2.4		2.4		2.4		
VOH	output voltage	I _{OH} = - 100 μA (LVCMC	DS)	V _{CC} −0.2		V _{CC} −0.2		V _{CC} −0.2		V
\/-·	Low-level	I _{OL} = 2 mA (LVTTL)			0.4		0.4		0.4	V
VOL	output voltage	I _{OL} = 100 μA (LVCMOS)		0.2		0.2		0.2	V
lį	Input current (leakage)	$V_I = 0 \text{ V to } 3.9 \text{ V}, V_{CC} = 0 \text{ All others} = 0 \text{ V to } V_{CC} = 0 \text{ V to }$	= 3.6 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{V_O = 0 \text{ V to V}_{CC}, \text{ V}_{CC}}{\text{CAS high}}$	= 3.6 V,		± 10		± 10		± 10	μΑ
ICC1	Read- or write-cycle current (see Note 3)	Minimum cycle, VCC	= 3.6 V		70		60		50	mA
	Standby current	After 1 memory cycle, RAS and CAS high, V _{IH} = 2.0 V (LVTTL)			2		2		2	mA
I _{CC2}		After 1 memory cycle, RAS and CAS high,	'46100		300		300		300	μΑ
		V _{IH} = V _{CC} - 0.2 V (LVCMOS)	'46100P		200		200		200	μΑ
ICC3	Average refresh current (RAS only or CBR) (see Note 4)	Minimum cycle, V _{CC} RAS cycling, CAS high (RAS only); RAS low after CAS low (70		60		50	mA
I _{CC4}	Average page current (see Notes 3 and 5)	$\frac{\text{tpC} = \text{minimum}, \text{VCC}}{\text{RAS low}, \text{CAS}}$	= 3.6 V, cycling		60		50		40	mA
lcc6 [†]	Self-refresh current (see Note 3)	CAS ≤ 0.2 V, RAS t _{RAS} and t _{CAS} > 1000 r	< 0.2 V, ms		200		200		200	μΑ
I _{CC7}	Standby current, outputs enabled (see Note 3)	RAS = V _{IH} , CAS : Data out = enabled	= V _{IL} ,		5		5		5	mA
ICC10 [†]	Battery-backup current (with CBR)	t_{RC} = 125 μ s, t_{RAS} V_{CC} - 0.2 $V \le V_{IH} \le 3.9$ $0 \ V \le V_{IL} \le 0.2 \ V$, \overline{W} and $\overline{OE} = V_{IH}$, Address and data stable			300		300		300	μΑ

† For TMS46100P only

NOTES: 3. ICC max is specified with no load connected.

4. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

5. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$



SMHS561A - MARCH 1995 - REVISED JUNE 1995

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A10		5	pF
C _{i(RC)}	Input capacitance, CAS and RAS		7	pF
C _{i(W)}	Input capacitance, $\overline{\mathbb{W}}$		7	pF
Co	Output capacitance		7	pF

NOTE 6: $V_{CC} = 5 \text{ V} \pm .5 \text{ V}$ for the TMS44100 devices, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ for the TMS46100 devices, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER			'4x100 '4x100		'4x100-80 '4x100P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tCPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low impedance	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 7)	0	15	0	18	0	20	ns

NOTE 7: toff is specified when the output is no longer driven.



SMHS561A - MARCH 1995 - REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature

TRWC Cycle time, read-write (see Note 8) 130 153 175 ns			'4x100-60 '4x100P-60			00-70 00P-70		00-80 00P-80	UNIT
LRWC Cycle time, read-write (see Note 8) 130 153 175 ns			MIN	MAX	MIN	MAX	MIN	MAX	
Incolumn	tRC	Cycle time, random read or write (see Note 8)	110		130		150		ns
LPRWC	tRWC	Cycle time, read-write (see Note 8)	130		153		175		ns
IRASP Pulse duration, RAS low, page mode (see Note 10) 60 100 000 70 100 000 80 100 000 ns IRASS Pulse duration, RAS low, solf refresh 100 100 100 80 10 000 ns IRASS Pulse duration, RAS low, self refresh 100 100 100 100 100 ns ICAS Pulse duration, RAS low, (see Note 11) 15 10 000 18 10 000 20 10 000 ns ICAS Pulse duration, CAS high 10 10 10 10 ns 10 10 10 ns 10 ns 10 10 ns 1	t _{PC}	Cycle time, page-mode read or write (see Notes 8 and 9)	40		45		50		ns
IRAS Pulse duration, RAS low, nonpage mode (see Note 10) 60 10 000 70 10 000 80 10 000 ns RASS Pulse duration, RAS low, self refresh 100 100 100 100 100 100 100 IRAS Pulse duration, RAS low, self refresh 100 100 100 100 100 100 100 IRAS Pulse duration, RAS low, (see Note 11) 15 10 000 18 10 000 20 10 000 ns ICP Pulse duration, RAS high (precharge) 40 50 660 ns IRP Pulse duration, RAS high (precharge) 40 50 660 ns IRP Pulse duration, write 10 10 10 10 ns IRPS Precharge time after self refresh using RAS 140 130 150 ns IWP Pulse duration, write 10 10 10 10 ns IASC Setup time, column address before RAS low 0 0 0 0 ns IASR Setup time, column address before RAS low 0 0 0 0 ns IBCS Setup time, data (see Note 12) 0 0 0 0 0 ns IRCS Setup time, Willing before CAS low 0 0 0 0 ns ICWL Setup time, Willow before CAS low 0 0 0 0 ns ICWL Setup time, Willow before CAS low 0 0 0 0 ns ICWL Setup time, Willow before CAS low 0 0 0 0 ns ICWS Setup time, Willow before CAS low (early-write operation only) 15 18 20 ns IWCS Setup time, Willow (test mode only) 10 10 10 10 ns IWTS Setup time, Willow (test mode only) 10 10 10 10 ns IDH Hold time, data after RAS low (see Note 13) 50 55 60 ns IDH Hold time, column address after RAS low (see Note 13) 50 55 60 ns IRCH Hold time, Willow after CAS low (early-write operation only) 10 10 10 ns IWCR Hold time, Willow after CAS low (see Note 13) 50 55 60 ns IRCH Hold time, Willow after CAS low (see Note 13) 50 55 60 ns IRCH Hold time, Willow after CAS low (see Note 13) 50 55 60 ns IWCR Hold time, Willow after CAS low (see Note 13) 50 55 60 ns IWCR Hold time, Willow after CAS low (see Note 13	t _{PRWC}	Cycle time, page-mode read-write (see Note 8)	60		68		75		ns
tRASS Pulse duration, RAS low, self refresh 100 100 100 100 µs tCAS Pulse duration, CAS low, (see Note 11) 15 10 000 18 10 000 20 10 000 ns tCP Pulse duration, CAS high 10 10 10 10 ns tRP Pulse duration, RAS high (precharge) 40 50 60 ns tRPS Precharge time after self refresh using RAS 140 130 150 ns tWP Pulse duration, write 10 10 10 10 ns tWP Pulse duration, write 10 10 10 ns 150 ns tRPS Precharge time after self refresh using RAS 140 130 150 ns tRPS Precharge time after self refresh using RAS 140 130 150 ns tASC Setup time, column address before RAS low 0 0 0 0 ns tBCS Setup time, Will before CAS low 0 <	tRASP	Pulse duration, RAS low, page mode (see Note 10)	60	100 000	70	100 000	80	100 000	ns
LCAS Pulse duration, CAS low, (see Note 11) 15 10 000 18 10 000 20 10 000 ns LCP Pulse duration, CAS high 10 10 10 10 ns LRP Pulse duration, RAS high (precharge) 40 50 60 ns LRPS Precharge time after self refresh using RAS 140 130 150 ns LRPS Precharge time after self refresh using RAS 140 130 150 ns LRPS Precharge time after self refresh using RAS 140 130 150 ns LQS Setup time, column address before CAS low 0 0 0 0 0 ns LASC Setup time, owaldress before RAS low 0 0 0 0 0 ns LASC Setup time, data (see Note 12) 0 0 0 0 ns LCAS Setup time, Will low before CAS low 0 0 0 0 ns LWSC Setup time, Willow CBR refresh only)	tRAS	Pulse duration, RAS low, nonpage mode (see Note 10)	60	10 000	70	10 000	80	10 000	ns
tCP Pulse duration, CAS high 10 10 10 ns IRP Pulse duration, RAS high (precharge) 40 50 60 ns IRPS Precharge time after self refresh using RAS 140 130 150 ns IWP Pulse duration, write 10 10 10 10 ns IASC Setup time, column address before RAS low 0 0 0 0 ns IASR Setup time, column address before RAS low 0 0 0 0 ns IASR Setup time, Wingh before CAS low 0 0 0 0 ns IRCS Setup time, Wingh before CAS low 0 0 0 ns 15 18 20 ns IRCS Setup time, Wingh before CAS low 0 0 0 ns 15 18 20 ns IRCS Setup time, Wingh obefore CAS low (early-write operation only) 15 18 20 ns IRWC Setup time, Wingh (CBR re	tRASS	Pulse duration, RAS low, self refresh	100		100		100		μs
IRP Pulse duration, RAS high (precharge) 40 50 60 ns IRPS Precharge time after self refresh using RAS 140 130 150 ns twp Pulse duration, write 10 10 10 10 10 ns tASC Setup time, column address before RAS low 0 0 0 0 ns tASR Setup time, column address before RAS low 0 0 0 0 ns tASR Setup time, column address before RAS low 0 0 0 0 ns tBS Setup time, column address before RAS low 0 0 0 0 ns tCWL Setup time, Whigh before CAS low 0 0 0 0 ns tWCS Setup time, W low before CAS low (early-write operation only) 15 18 20 ns tWCS Setup time, W low before CAS low (early-write operation only) 10 10 10 ns tWCS Setup time, W low defere CAS low (early-write operation only)	tCAS	Pulse duration, CAS low, (see Note 11)	15	10 000	18	10 000	20	10 000	ns
tRPS Precharge time after self refresh using RAS 140 130 150 ns tWP Pulse duration, write 10 10 10 10 ns tASC Setup time, column address before RAS low 0 0 0 0 ns LASC Setup time, column address before RAS low 0 0 0 0 ns LASC Setup time, word address before RAS low 0 0 0 0 ns LASC Setup time, data (see Note 12) 0 0 0 0 0 ns LCS Setup time, data (see Note 12) 0 0 0 0 ns LCWL Setup time, Word before CAS high 15 18 20 ns LWCS Setup time, Word before CAS low (early-write operation only) 0 0 0 ns LWCS Setup time, Wigh (CBR refresh only) 10 10 10 10 ns LWCS Setup time, Wigh (CBR refresh only) 10 10 10	tCP	Pulse duration, CAS high	10		10		10		ns
twp Pulse duration, write 10 10 10 10 ns tASC Setup time, column address before CAS low 0 0 0 0 ns tASR Setup time, row address before RAS low 0 0 0 0 ns tBS Setup time, data (see Note 12) 0 0 0 0 ns tRCS Setup time, Willow before CAS low 0 0 0 0 ns tCWL Setup time, Willow before CAS low 0 0 0 0 ns tWCS Setup time, Willow before CAS low (early-write operation only) 15 18 20 ns tWCS Setup time, Willow before CAS low (early-write operation only) 0 0 0 ns tWCS Setup time, Willow before CAS low (early-write operation only) 10 10 10 ns tWCS Setup time, Willow before CAS low (early-write operation only) 10 10 10 ns tWTS Setup time, Willow defore CAS low (see Note 13) 50	t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
tASC Setup time, column address before \$\overline{CAS}\$ low 0 0 0 0 tASR Setup time, row address before \$\overline{RAS}\$ low 0 0 0 0 ns tDS Setup time, adda (see Note 12) 0 0 0 0 ns tRCS Setup time, will high before \$\overline{CAS}\$ low 0 0 0 0 ns tCWL Setup time, will low before \$\overline{CAS}\$ low 0 0 0 0 ns tRWL Setup time, will low before \$\overline{CAS}\$ low (early-write operation only) 0 0 0 0 ns tWCS Setup time, will low before \$\overline{CAS}\$ low (early-write operation only) 10 10 10 10 ns tWSS Setup time, will low (test mode only) 10 10 10 10 ns tWSS Setup time, will low (test mode only) 10 10 10 10 ns tWSS Setup time, will low (test mode only) 10 10 10 10 ns	tRPS	Precharge time after self refresh using RAS	140		130		150		ns
tASR Setup time, row address before RAS low 0 0 0 ns tDS Setup time, data (see Note 12) 0 0 0 0 ns tRCS Setup time, W high before CAS low 0 0 0 0 ns tCWL Setup time, W low before CAS high 15 18 20 ns tRWL Setup time, W low before CAS low (early-write operation only) 0 0 0 ns tWSR Setup time, W low (before CAS low (early-write operation only) 10 10 10 ns tWSR Setup time, W low (test mode only) 10 10 10 ns tWTS Setup time, W low (test mode only) 10 10 10 ns tWSR Setup time, W low (test mode only) 10 10 10 ns tWTS Setup time, W low (test mode only) 10 10 10 ns tWTS Setup time, W low (test mode only) 10 15 15 ns tDHR Hold time, odular ad	twp	Pulse duration, write	10		10		10		ns
tDS Setup time, data (see Note 12) 0 0 0 0 ns tRCS Setup time, W high before CAS low 0 0 0 0 ns tCWL Setup time, W low before CAS high 15 18 20 ns tWCS Setup time, W low before CAS low (early-write operation only) 15 18 20 ns tWCS Setup time, W low before CAS low (early-write operation only) 0 0 0 ns tWS Setup time, W low (test mode only) 10 10 10 10 ns tWTS Setup time, W low (test mode only) 10 10 10 10 ns tWTS Setup time, W low (test mode only) 10 10 10 10 ns tWTS Setup time, W low (test mode only) 10 10 10 10 ns tWTS Setup time, W low (test mode only) 10 10 10 10 ns tWAR Hold time, data (see Note 12) 10 15 15	t _{ASC}	Setup time, column address before CAS low	0		0		0		ns
IDS Setup time, data (see Note 12) 0 0 0 0 ns IRCS Setup time, W high before CAS low 0 0 0 0 ns LCWL Setup time, W low before CAS high 15 18 20 ns IRWL Setup time, W low before CAS high 15 18 20 ns IWCS Setup time, W low before CAS low (early-write operation only) 0 0 0 0 ns IWSR Setup time, W low (test mode only) 10 10 10 10 ns IWTS Setup time, W low (test mode only) 10 10 10 10 ns IWTS Setup time, W low (test mode only) 10 10 10 10 ns IWTS Setup time, W low (test mode only) 10 15 15 ns IWTS Setup time, W low (test mode only) 10 15 15 ns IWTH Hold time, data after RAS low (see Note 13) 50 55 60 ns <	^t ASR	Setup time, row address before RAS low	0		0		0		ns
tCWL Setup time, W low before CAS high 15 18 20 ns tRWL Setup time, W low before RAS high 15 18 20 ns tWCS Setup time, W low before CAS low (early-write operation only) 0 0 0 ns tWSR Setup time, W low (test mode only) 10 10 10 10 ns tWTS Setup time, W low (test mode only) 10 10 10 10 ns tCAH Hold time, column address after CAS low 10 15 15 ns tDHR Hold time, data (see Note 12) 10 15 15 ns tDH Hold time, data (see Note 12) 10 15 15 ns tAR Hold time, column address after RAS low (see Note 13) 50 55 60 ns tRAH Hold time, w m address after RAS low (see Note 13) 0 0 55 60 ns tRAH Hold time, w m address after RAS low (see Note 14) 0 0 0 ns <th< td=""><td></td><td>Setup time, data (see Note 12)</td><td>0</td><td></td><td>0</td><td></td><td>0</td><td></td><td>ns</td></th<>		Setup time, data (see Note 12)	0		0		0		ns
t_RWL Setup time, W low before RAS high 15 18 20 ns t_WCS Setup time, W low before CAS low (early-write operation only) 0 0 0 ns t_WSR Setup time, W high (CBR refresh only) 10 10 10 10 ns t_WTS Setup time, W high (CBR refresh only) 10 10 10 10 ns t_CAH Hold time, column address after CAS low 10 15 15 ns t_DHR Hold time, data (see Note 12) 10 15 15 ns t_DH Hold time, data (see Note 12) 10 15 15 ns t_AR Hold time, column address after RAS low (see Note 13) 50 55 60 ns t_RAH Hold time, row address after RAS low 10 10 10 ns t_RCH Hold time, W high after RAS high (see Note 14) 0 0 0 ns t_RCH Hold time, W low after RAS low (see Note 13) 50 55 60 ns t_WCR </td <td>tRCS</td> <td>Setup time, W high before CAS low</td> <td>0</td> <td></td> <td>0</td> <td></td> <td>0</td> <td></td> <td>ns</td>	tRCS	Setup time, W high before CAS low	0		0		0		ns
tWCS Setup time, W low before CAS low (early-write operation only) 0 0 0 ns tWSR Setup time, W high (CBR refresh only) 10 10 10 10 ns tWTS Setup time, W low (test mode only) 10 10 10 10 ns tCAH Hold time, column address after CAS low 10 15 15 ns tDHR Hold time, data (see Note 13) 50 55 60 ns tDH Hold time, data (see Note 12) 10 15 15 ns tAR Hold time, column address after RAS low (see Note 13) 50 55 60 ns tRAH Hold time, row address after RAS low (see Note 13) 0 0 0 0 ns tRCH Hold time, W high after RAS low (see Note 14) 0 0 0 0 ns tWCH Hold time, W low after RAS low (see Note 13) 50 55 60 ns tWCR Hold time, W low after RAS low (see Note 13) 0 0 0 0 <td>tCWL</td> <td>Setup time, W low before CAS high</td> <td>15</td> <td></td> <td>18</td> <td></td> <td>20</td> <td></td> <td>ns</td>	tCWL	Setup time, W low before CAS high	15		18		20		ns
twsr Setup time, W high (CBR refresh only) 10 10 10 ns twsr Setup time, W low (test mode only) 10 10 10 ns tcAH Hold time, column address after CAS low 10 15 15 ns tDHR Hold time, data (aster RAS low (see Note 13) 50 55 60 ns tDH Hold time, data (see Note 12) 10 15 15 ns tAR Hold time, data (see Note 12) 10 15 15 ns tAR Hold time, column address after RAS low (see Note 13) 50 55 60 ns tRAH Hold time, row address after RAS low (see Note 13) 50 55 60 ns tRCH Hold time, W high after RAS high (see Note 14) 0 0 0 0 ns tWCH Hold time, W low after RAS low (early-write operation only) 10 15 15 ns tWCR Hold time, W low after RAS low (see Note 13) 50 55 60 ns tWHR	^t RWL	Setup time, W low before RAS high	15		18		20		ns
$ \begin{array}{c} \text{twTS} \text{Setup time, } \overline{\text{W}} \text{ low (test mode only)} \\ \text{tcAH} \text{Hold time, column address after } \overline{\text{CAS}} \text{ low} \\ \text{tDHR} \text{Hold time, data after } \overline{\text{RAS}} \text{ low (see Note 13)} \\ \text{tDHR} \text{Hold time, data (see Note 12)} \\ \text{tDH} \text{Hold time, data (see Note 12)} \\ \text{tAR} \text{Hold time, column address after } \overline{\text{RAS}} \text{ low (see Note 13)} \\ \text{tAR} \text{Hold time, column address after } \overline{\text{RAS}} \text{ low (see Note 13)} \\ \text{tRAH} \text{Hold time, row address after } \overline{\text{RAS}} \text{ low} \\ \text{tRAH} \text{Hold time, row address after } \overline{\text{RAS}} \text{ low} \\ \text{tRCH} \text{Hold time, } \overline{\text{W}} \text{ injh after } \overline{\text{CAS}} \text{ high (see Note 14)} \\ \text{tRRH} \text{Hold time, } \overline{\text{W}} \text{ injh after } \overline{\text{CAS}} \text{ high (see Note 14)} \\ \text{tWCH} \text{Hold time, } \overline{\text{W}} \text{ low after } \overline{\text{CAS}} \text{ low (early-write operation only)} \\ \text{tWCR} \text{Hold time, } \overline{\text{W}} \text{ low after } \overline{\text{RAS}} \text{ low (see Note 13)} \\ \text{tWCR} \text{Hold time, } \overline{\text{W}} \text{ low after } \overline{\text{RAS}} \text{ low (see Note 13)} \\ \text{tWHR} \text{Hold time, } \overline{\text{W}} \text{ low after } \overline{\text{RAS}} \text{ low (see Note 13)} \\ \text{tWHR} \text{Hold time, } \overline{\text{W}} \text{ low after } \overline{\text{RAS}} \text{ low (see Note 13)} \\ \text{tWTH} \text{Hold time, } \overline{\text{W}} \text{ low (test mode only)} \\ \text{tODE } low (test m$	twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns
tCAH Hold time, column address after CAS low 10 15 15 ns tDHR Hold time, data after RAS low (see Note 13) 50 55 60 ns tDH Hold time, data (see Note 12) 10 15 15 ns tAR Hold time, column address after RAS low (see Note 13) 50 55 60 ns tRAH Hold time, row address after RAS low 10 10 10 10 ns tRCH Hold time, row address after RAS low 10 10 10 ns tRCH Hold time, whigh after CAS high (see Note 14) 0 0 0 0 ns tWCH Hold time, whigh after RAS low (early-write operation only) 10 15 15 ns tWCR Hold time, whigh (CBR refresh only) 10 15 15 ns tWHR Hold time, whigh (CBR refresh only) 10 10 10 ns tWTH Hold time, whigh (cBR refresh only) 30 35 40 ns tWTH	tWSR	Setup time, \overline{W} high (CBR refresh only)	10		10		10		ns
tDHR Hold time, data after RAS low (see Note 13) 50 55 60 ns tDH Hold time, data (see Note 12) 10 15 15 ns tAR Hold time, column address after RAS low (see Note 13) 50 55 60 ns tRAH Hold time, row address after RAS low 10 10 10 10 ns tRCH Hold time, W high after RAS high (see Note 14) 0 0 0 0 ns tWCH Hold time, W high after RAS low (see Note 14) 0 0 0 0 ns tWCR Hold time, W low after RAS low (see Note 13) 50 55 60 ns tWHR Hold time, W high (CBR refresh only) 10 10 10 ns tWTH Hold time, W low (test mode only) 10 10 10 ns tWTH Hold time, Call time, column address to W low (read-write operation only) 10 10 10 ns tQCH Delay time, column address to W low (read-write operation only) 30 35 40	twrs	Setup time, \overline{W} low (test mode only)	10		10		10		ns
tDH Hold time, data (see Note 12) 10 15 15 ns tAR Hold time, column address after RAS low (see Note 13) 50 55 60 ns tRAH Hold time, row address after RAS low 10 10 10 10 ns tRCH Hold time, W high after RAS high (see Note 14) 0 0 0 0 ns tRRH Hold time, W high after RAS low (early-write operation only) 10 15 15 ns tWCR Hold time, W low after RAS low (see Note 13) 50 55 60 ns tWHR Hold time, W high (CBR refresh only) 10 10 10 ns tWTH Hold time, W low (test mode only) 10 10 10 ns tAWD Delay time, column address to W low (read-write operation only) 30 35 40 ns tCRP Delay time, RAS low to RAS low 0 0 0 0 ns	^t CAH	Hold time, column address after CAS low	10		15		15		ns
tar Hold time, column address after RAS low (see Note 13) trace Hold time, row address after RAS low trace Hold time, row address after RAS low (see Note 14) 0 0 0 0 0 0 ns trace Hold time, row address after RAS low (see Note 14) 0 0 0 0 ns trace Hold time, row low after RAS low (see Note 14) 10 15 15 ns trace Hold time, row low after RAS low (see Note 13) 50 55 60 ns trace Hold time, row low after RAS low (see Note 13) 10 10 10 10 ns trace Hold time, row low after RAS low (see Note 13) 10 10 10 10 10 ns trace Hold time, row low after RAS low low (read-write operation only) 10 10 10 10 10 10 10 10 10 1	^t DHR	Hold time, data after RAS low (see Note 13)	50		55		60		ns
tRAH Hold time, row address after RAS low 10 10 10 ns tRCH Hold time, W high after CAS high (see Note 14) 0 0 0 0 ns tRRH Hold time, W high after RAS high (see Note 14) 0 0 0 0 ns tWCH Hold time, W low after CAS low (early-write operation only) 10 15 15 ns tWCR Hold time, W low after RAS low (see Note 13) 50 55 60 ns tWHR Hold time, W high (CBR refresh only) 10 10 10 ns tWTH Hold time, W low (test mode only) 10 10 10 ns tAWD Delay time, column address to W low (read-write operation only) 30 35 40 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 0 0 0 ns	^t DH	Hold time, data (see Note 12)	10		15		15		ns
tRCH Hold time, W high after CAS high (see Note 14) 0 0 0 0 ns tRRH Hold time, W high after RAS high (see Note 14) 0 0 0 0 ns tWCH Hold time, W low after CAS low (early-write operation only) 10 15 15 ns tWCR Hold time, W low after RAS low (see Note 13) 50 55 60 ns tWHR Hold time, W high (CBR refresh only) 10 10 10 ns tWTH Hold time, W low (test mode only) 10 10 10 ns tAWD Delay time, column address to W low (read-write operation only) 30 35 40 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 0 0 0 ns	^t AR	Hold time, column address after RAS low (see Note 13)	50		55		60		ns
tRRH Hold time, W high after RAS high (see Note 14) 0 0 0 ns tWCH Hold time, W low after CAS low (early-write operation only) 10 15 15 ns tWCR Hold time, W low after RAS low (see Note 13) 50 55 60 ns tWHR Hold time, W high (CBR refresh only) 10 10 10 ns tWTH Hold time, W low (test mode only) 10 10 10 ns tAWD Delay time, column address to W low (read-write operation only) 30 35 40 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 0 0 0 ns	^t RAH	Hold time, row address after RAS low	10		10		10		ns
tWCH Hold time, W low after CAS low (early-write operation only) 10 15 15 ns tWCR Hold time, W low after RAS low (see Note 13) 50 55 60 ns tWHR Hold time, W high (CBR refresh only) 10 10 10 ns tWTH Hold time, W low (test mode only) 10 10 10 ns tAWD Delay time, column address to W low (read-write operation only) 30 35 40 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 0 0 0 ns	^t RCH	Hold time, \overline{W} high after \overline{CAS} high (see Note 14)	0		0		0		ns
tWCR Hold time, W low after RAS low (see Note 13) 50 55 60 ns tWHR Hold time, W high (CBR refresh only) 10 10 10 ns tWTH Hold time, W low (test mode only) 10 10 10 ns tAWD Delay time, column address to W low (read-write operation only) 30 35 40 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 0 0 0 ns	^t RRH	Hold time, \overline{W} high after \overline{RAS} high (see Note 14)	0		0		0		ns
tWHR Hold time, W high (CBR refresh only) 10 10 10 ns tWTH Hold time, W low (test mode only) 10 10 10 10 ns tAWD Delay time, column address to W low (read-write operation only) 30 35 40 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 0 0 0 ns	tWCH	Hold time, W low after CAS low (early-write operation only)	10		15		15		ns
tWTH Hold time, W low (test mode only) 10 10 10 ns tAWD Delay time, column address to W low (read-write operation only) 30 35 40 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 0 0 0 ns	tWCR	Hold time, W low after RAS low (see Note 13)	50		55		60		ns
tawd Delay time, column address to W low (read-write operation only) tchr Delay time, RAS low to CAS high (CBR refresh only) tchr Delay time, RAS low to CAS high (CBR refresh only) tchr Delay time, CAS high to RAS low 0 0 0 ns	tWHR	Hold time, \overline{W} high (CBR refresh only)	10		10		10		ns
tAWD (read-write operation only) 30 35 40 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 0 0 0 ns		Hold time, W low (test mode only)	10		10		10		ns
t _{CRP} Delay time, CAS high to RAS low 0 0 ns	^t AWD		30		35		40		ns
t _{CRP} Delay time, CAS high to RAS low 0 0 ns	^t CHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
		Delay time, CAS high to RAS low	0		0		0		ns
tCSH Delay time, RAS low to CAS high 60 70 80 ns	tCSH	Delay time, RAS low to CAS high	60		70		80		ns

NOTES: 8. All cycle times assume $t_T = 5$ ns.

- 9. To assure tpc min, tasc should be ≥ 5 ns.
- 10. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
- In a read-write cycle, t_{CWD} and t_{CWL} must be observed.
 Referenced to the later of CAS or W in write operations
- 13. The minimum value is measured when t_{RCD} is set to t_{RCD} min as a reference.
- 14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4x100-60 '4x100P-60		'4x100 '4x100	-	'4x100-80 '4x100P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tCSR	Delay time, CAS low to RAS low (CBR refresh only)		5		5		5		ns
tCHS	Hold time, CAS low after RAS high, self refresh		-50		-50		-50		ns
tCWD	Delay time, $\overline{\text{CAS}}$ low to $\overline{\overline{\text{W}}}$ low (read-write operation only)		15		18		20		ns
tRAD	Delay time, RAS low to column address (see Note 15)		15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high		30		35		40		ns
tCAL	Delay time, column address to CAS high		30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 15)		20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low		0		0		0		ns
tRSH	Delay time, CAS low to RAS high		15		18		20		ns
t _{RWD}	Delay time, \overline{RAS} low to $\overline{\overline{W}}$ low (read-write operation only)		60		70		80		ns
t _{TAA}	Access time from address (test mode)		35		40		45		ns
^t TCPA	Access time from column precharge (test mode)		40		45		50		ns
tTRAC	Access time from RAS (test mode)		65		75		85		ns
	Refresh time interval	'4x100		16		16		16	ms
tREF		'4x100P		128		128		128	ms
t _T	Transition time		2	50	2	50	2	50	ns

NOTE 15: The maximum value is specified only to assure access time.




Figure 1. Load Circuits for Timing Parameters





Figure 2. Low-Voltage Load Circuits for Timing Parameters



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 3. Read-Cycle Timing






Figure 4. Early-Write-Cycle Timing






Figure 5. Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.


Figure 6. Read-Write-Cycle Timing



NOTES: A. Access time is $t_{\mbox{CPA}}$ or $t_{\mbox{AA}}$ dependent.

B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 7. Enhanced-Page-Mode Read-Cycle Timing




NOTES: A. Referenced to \overline{CAS} or \overline{W} , whichever occurs last

B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Read-Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION



NOTE A: A10 is a don't care.

Figure 10. RAS-Only Refresh-Cycle Timing




Figure 11. Automatic CBR-Refresh-Cycle Timing




Figure 12. Self-Refresh-Cycle Timing




Figure 13. Hidden-Refresh-Cycle (Read) Timing






Figure 14. Hidden-Refresh-Cycle (Write) Timing

PARAMETER MEASUREMENT INFORMATION





Figure 15. Test-Mode Entry Cycle

device symbolization (TMS44100 illustrated)



TMS44100, TMS44100P, TMS46100, TMS46100P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS561A - MARCH 1995 - REVISED JUNE 1995



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated