

SINGLE-CHANNEL 6N137 HCPL-2601 HCPL-2611 DUAL-CHANNEL HCPL-2630 HCPL-2631

DESCRIPTION

The 6N137, HCPL-2601/2611 single-channel and HCPL-2630/2631 dual-channel optocouplers consist of a 850 nm AlGaAS LED, optically coupled to a very high speed integrated photodetector logic gate with a strobable output. This output features an open collector, thereby permitting wired OR outputs. The coupled parameters are guaranteed over the temperature range of -40°C to +85°C. A maximum input signal of 5 mA will provide a minimum output sink current of 13 mA (fan out of 8).


An internal noise shield provides superior common mode rejection of typically 10 kV/ μ s. The HCPL- 2601 and HCPL- 2631 has a minimum CMR of 5 kV/ μ s. The HCPL-2611 has a minimum CMR of 10 kV/ μ s.

FEATURES

- Very high speed-10 MBit/s
- Superior CMR-10 kV/µs
- Double working voltage-480V
- Fan-out of 8 over -40°C to +85°C
- · Logic gate output
- Strobable output
- Wired OR-open collector
- U.L. recognized (File # E90700)

N/C 1 8 V_{CC} 7 V_E - 3 6 V_O N/C 4 5 GND

6N137 HCPL-2601 HCPL-2611



HCPL-2630 HCPL-2631

APPLICATIONS

- Ground loop elimination
- LSTTL to TTL, LSTTL or 5-volt CMOS
- · Line receiver, data transmission
- Data multiplexing
- Switching power supplies
- Pulse transformer replacement
- Computer-peripheral interface

TRUTH TABLE (Positive Logic)

Input	Enable	Output
Н	Н	L
L	Н	Н
Н	L	Н
L	L	Н
Н	NC	L
L	NC	Н

A 0.1 μF bypass capacitor must be connected between pins 8 and 5. (See note 1)



SINGLE-CHANNEL 6N137 HCPL-2601 HCPL-2611

Parameter		Symbol	Value	Units	
Storage Temperature		T _{STG}	-55 to +125	°C	
Operating Temperature		T _{OPR}	-40 to +85	°C	
Lead Solder Temperature		T _{SOL}	260 for 10 sec	°C	
EMITTER DC/Average Forward Input Current	Single channel Dual channel (Each channel)	I _F	50 30	mA	
Enable Input Voltage Not to exceed V _{CC} by mo	Single channel re than 500 mV	V _E	5.5	V	
Reverse Input Voltage	Each channel	V _R	5.0	V	
Power Dissipation Single channel			100	M/on	
	Dual channel (Each channel)	P _I	45	- mW	
DETECTOR Supply Voltage		V _{CC} (1 minute max)	7.0	V	
Output Current	Single channel		50	mA	
	Dual channel (Each channel)	1 0	I _O 50		
Output Voltage	Each channel	V _O	7.0	V	
Collector Output	Single channel	В	85	m\\\/	
Power Dissipation	Dual channel (Each channel)	P _O	60	mW	

RECOMMENDED OPERATING CONDITIONS					
Parameter	Symbol	Min	Max	Units	
Input Current, Low Level	I _{FL}	0	250	μΑ	
Input Current, High Level	I _{FH}	*6.3	15	mA	
Supply Voltage, Output	V _{CC}	4.5	5.5	V	
Enable Voltage, Low Level	V _{EL}	0	0.8	V	
Enable Voltage, High Level	V _{EH}	2.0	V _{CC}	V	
Low Level Supply Current	T _A	-40	+85	°C	
Fan Out (TTL load)	N		8		

^{* 6.3} mA is a guard banded value which allows for at least 20 % CTR degradation. Initial input current threshold value is 5.0 mA or less



SINGLE-CHANNEL 6N137 HCPL-2601 HCPL-2611 DUAL-CHANNEL HCPL-2630 HCPL-2631

ELECTRICAL CHARACTERISTICS (T_A = -40°C to +85°C Unless otherwise specified.)

INDIVIDUAL COMPONENT CHARACTERISTICS							
Parameter		Test Conditions	Symbol	Min	Typ**	Max	Unit
EMITTER		$(I_F = 10 \text{ mA})$.,			1.8	.,
Input Forward Voltage		$T_A = 25^{\circ}C$	VF		1.4	1.75	V
Input Reverse Breakdown V	oltage	$(I_R = 10 \mu A)$	B _{VR}	5.0			V
Input Capacitance		$(V_F = 0, f = 1 MHz)$	C _{IN}		60		pF
Input Diode Temperature Co	efficient	$(I_F = 10 \text{ mA})$	$\Delta V_F/\Delta T_A$		-1.4		mV/°C
DETECTOR	Oin als Observati	()/ 55)/ 1 0 ()			7	10	A
High Level Supply Current	Dual Channel	$(V_{CC} = 5.5 \text{ V}, I_F = 0 \text{ mA})$ $(V_E = 0.5 \text{ V})$	Іссн		10	15	mA
Low Level Supply Current	Single Channel	$(V_{CC} = 5.5 \text{ V}, I_F = 10 \text{ mA})$			9	13	
	Dual Channel	$(V_E = 0.5 V)$	ICCL		14	21	mA
Low Level Enable Current		$(V_{CC} = 5.5 \text{ V}, V_{E} = 0.5 \text{ V})$	I _{EL}		-0.8	-1.6	mA
High Level Enable Current		$(V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{ V})$	I _{EH}		-0.6	-1.6	mA
High Level Enable Voltage		$(V_{CC} = 5.5 \text{ V}, I_F = 10 \text{ mA})$	V _{EH}	2.0			V
Low Level Enable Voltage	(V _{CC} =	5.5 V, I _F = 10 mA) (Note 3)	V _{EL}			0.8	V

SWITCHING CHARACTERISTICS ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5$ V, $I_F = 7.5$ mA Unless otherwise specified.)						
AC Characteristics	Test Conditions	Symbol	Min	Typ**	Max	Unit
Propagation Delay Time	(Note 4) (T _A =25°C)	_	20	45	75	
to Output High Level	$(R_L = 350 \Omega, C_L = 15 pF)$ (Fig. 12)	T _{PLH}			100	ns
Propagation Delay Time	(Note 5) (T _A =25°C)	_	25	45	75	
to Output Low Level	$(R_L = 350 \Omega, C_L = 15 pF)$ (Fig. 12)	T _{PHL}			100	ns
Pulse Width Distortion	$(R_L = 350 \Omega, C_L = 15 pF)$ (Fig. 12)	T _{PHL} -T _{PLH}		3	35	ns
Output Rise Time (10-90%)	$(R_L = 350 \ \Omega, \ C_L = 15 \ pF)$ (Note 6) (Fig. 12)	t _r		50		ns
Output Fall Time (90-10%)	$(R_L = 350 \ \Omega, \ C_L = 15 \ pF)$ (Note 7) (Fig. 12)	t _f		12		ns
	e $(I_F = 7.5 \text{ mA}, V_{EH} = 3.5 \text{ V})$ 350 Ω , $C_L = 15 \text{ pF}) (Note 8) (Fig. 13)$	t _{ELH}		20		ns
	e $(I_F = 7.5 \text{ mA}, V_{EH} = 3.5 \text{ V})$ 350 Ω , $C_L = 15 \text{ pF}) (Note 9) (Fig. 13)$	t _{EHL}		20		ns
(at Output High Level) 6N137, H HCPL-260	nity $(T_A = 25^{\circ}C) V_{CM} = 50 \text{ V}, (Peak)$ $(I_F = 0 \text{ mA}, V_{OH} (Min.) = 2.0 \text{ V})$ $CPL-2630 (R_L = 350 \ \Omega) (Note 10)$ CPL-2631 (Fig. 14)	CM _H	5000	10,000 10,000		V/µs
HCPL-26	$ V_{CM} = 400 \text{ V}$		10,000	15,000		
Common Mode6N137, H	Ω) (I _F = 7.5 mA, V _{OL} (Max.) = 0.8 V) CPL-2630 V _{CM} = 50 V (Peak)	ICM.		10,000		V/uc
Transient Immunity HCPL-260 (at Output Low Level)	01, HCPL-2631 (T _A =25°C) (Note 11) (Fig. 14)	CM _L	5000	10,000		V/µs
HCPL-26	11 $(T_A = 25^{\circ}C)$ $ V_{CM} = 400 \text{ V}$		10,000	15,000		



SINGLE-CHANNEL 6N137 HCPL-2601 HCPL-2611 DUAL-CHANNEL HCPL-2630 HCPL-2631

TRANSFER CHARACTERISTICS (T _A = -40°C to +85°C Unless otherwise specified.)						
DC Characteristics	Test Conditions	Symbol	Min	Typ**	Max	Unit
High Level Output Current	$(V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V})$	1			100	^
	$(I_F = 250 \mu A, V_E = 2.0 V)$ (Note 2)	IOH			100	μΑ
Low Level Output Current	$(V_{CC} = 5.5 \text{ V}, I_F = 5 \text{ mA})$	V		.35	0.6	V
	$(V_E = 2.0 \text{ V}, I_{CL} = 13 \text{ mA}) \text{ (Note 2)}$	V _{OL}		.33	0.0	V
Input Threshold Current	$(V_{CC} = 5.5 \text{ V}, V_{O} = 0.6 \text{ V},$	I		3	5	mA
Input Theshold Current	$V_E = 2.0 \text{ V}, I_{OL} = 13 \text{ mA})$	I _{FT}		3	5	IIIA

ISOLATION CHARACTERISTICS (T _A = -40°C to +85°C Unless otherwise specified.)						
Characteristics	Test Conditions	Symbol	Min	Тур**	Max	Unit
Input-Output	(Relative humidity = 45%)					
Insulation Leakage Current	$(T_A = 25^{\circ}C, t = 5 s)$				4.0*	
	$(V_{I-O} = 3000 \text{ VDC})$	I _{I-O}			1.0*	μΑ
	(Note 12)					
Withstand Insulation Test Voltage	(RH < 50%, T _A = 25°C)	V	0500			\/
	(Note 12) (t = 1 min.)	V _{ISO} 2500				V _{RMS}
Resistance (Input to Output)	(V _{I-O} = 500 V) (Note 12)	R _{I-O}		10 ¹²		Ω
Capacitance (Input to Output)	(f = 1 MHz) (Note 12)	C _{I-O}		0.6		pF

^{**} All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

NOTES

- The V_{CC} supply to each optoisolator must be bypassed by a 0.1μF capacitor or larger. This can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to the package V_{CC} and GND pins of each device.
- 2. Each channel.
- 3. Enable Input No pull up resistor required as the device has an internal pull up resistor.
- t_{PLH} Propagation delay is measured from the 3.75 mA level on the HIGH to LOW transition of the input current pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
- t_{PHL} Propagation delay is measured from the 3.75 mA level on the LOW to HIGH transition of the input current pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
- 6. t_r Rise time is measured from the 90% to the 10% levels on the LOW to HIGH transition of the output pulse.
- 7. t_f Fall time is measured from the 10% to the 90% levels on the HIGH to LOW transition of the output pulse.
- 8. t_{ELH} Enable input propagation delay is measured from the 1.5 V level on the HIGH to LOW transition of the input voltage pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
- 9. t_{EHL} Enable input propagation delay is measured from the 1.5 V level on the LOW to HIGH transition of the input voltage pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
- 10. CM_H The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the high state (i.e., $V_{OUT} > 2.0 \text{ V}$). Measured in volts per microsecond (V/ μ s).
- 11. CM_L The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the low output state (i.e., $V_{OUT} < 0.8 \text{ V}$). Measured in volts per microsecond (V/ μ s).
- 12. Device considered a two-terminal device: Pins 1,2,3 and 4 shorted together, and Pins 5,6,7 and 8 shorted together.




SINGLE-CHANNEL 6N137 **HCPL-2601 HCPL-2611**

DUAL-CHANNEL HCPL-2630 HCPL-2631

TYPICAL PERFORMANCE CURVES

Fig.1 Low Level Output Voltage vs. Ambient Temperature







Fig.3 Switching Time vs. Forward Current



vs. Ambient Temperature 50 I_F = 15 mA IoL - Low Level Output Current (mA) 40 35 30 Conditions: V_{CC}= 5 V V_E = 2 V V_{OL} = 0.6 V 25 20 L -40

Fig. 4 Low Level Output Current

Fig. 5 Input Threshold Current vs. Ambient Temperature





Fig. 6 Output Voltage vs. Input Forward Current

T_A - Ambient Temperature (°C)

40

80



DS300202 7/9/01 5 OF 11 www.fairchildsemi.com



SINGLE-CHANNEL 6N137 HCPL-2601 HCPL-2611

Fig. 7 Pulse Width Distortion vs. Temperature




Fig. 8 Rise and Fall Time vs. Temperature




Fig. 9 Enable Propagation Delay vs. Temperature




Fig. 10 Switching Time vs. Temperature





Fig. 11 High Level Output Current vs. Temperature





SINGLE-CHANNEL 6N137 HCPL-2601 HCPL-2611




Fig. 12 Test Circuit and Waveforms for $t_{\text{PLH}},\,t_{\text{PHL}},\,t_{\text{r}}$ and $t_{\text{f}}.$




Fig. 13 Test Circuit t_{EHL} and t_{ELH} .



SINGLE-CHANNEL 6N137 HCPL-2601 HCPL-2611







Fig. 14 Test Circuit Common Mode Transient Immunity



SINGLE-CHANNEL 6N137 HCPL-2601 HCPL-2611 DUAL-CHANNEL HCPL-2630 HCPL-2631







NOTE

All dimensions are in inches (millimeters)




SINGLE-CHANNEL 6N137 HCPL-2601

HCPL-2611

DUAL-CHANNEL HCPL-2630 HCPL-2631

ORDERING INFORMATION

Option	Order Entry Identifier	Description
S	.S	Surface Mount Lead Bend
SD	.SD	Surface Mount; Tape and reel
W	.W	0.4" Lead Spacing





SINGLE-CHANNEL 6N137 HCPL-2601 HCPL-2611 DUAL-CHANNEL HCPL-2630 HCPL-2631

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body,or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.