21040 4M (4,194,304 x 1) BIT DYNAMIC RAM WITH FAST PAGE MODE

■ Performance Range

Symbol	Parameters	21040-07	21040-08	Units
tRAC	Access Time from RAS	70	80	ns
tCAC	Access Time from CAS	20	25	ns
t _{RC}	Read Cycle Time	130	150	ns

- Fast Page Mode Operation
- Common I/O Using "Early Write" Operation
- 1024 Cycles/16mS Refresh

- CAS before RAS refresh, RAS-only Refresh, Hidden Refresh and Test Mode Capability
- Single 5V ± 10% Power Supply
- Available in Plastic SOJ (T) package

GENERAL INFORMATION

Intel's 21040 is a CMOS high speed 4,194,304 × 1-bit dynamic RAM optimized for high performance applications such as mainframes, graphics and microprocessor systems.

21040 features Fast Page Mode operation which allow high speed random access of memory cells within the same row.

CAS before RAS refresh capability provides on-chip auto refresh as an alternative to RAS only refresh. All Inputs, Output and clocks are fully CMOS and TTL compatible.

Multiplexed address inputs permit the 21040 device to be packaged in a standard 20/26 pin plastic SOJ.





FIGURE 1. Pin Configuration

Pin Name	Pin Function
A ₀ -A ₁₀	Address Inputs
D	Data In
Q	Data Out
\overline{w}	Read/Write Input
RAS	Row Address Strobe
CAS	Column Address Strobe
Vcc	Power (+5V)
V _{SS}	Ground
N.C.	No connection

1

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Units	
V _{in} , V _{out}	Voltage on any pin relative to V _{SS}	-1 to +7.0	V	
V _{CC}	Voltage on power supply relative to V _{SS}	-1 to +7.0	V	
Tstg	Storage Temperature	-55 to +125	°C	
Topr	Operating Temperature	0 to 70	°C	
Pd	Power Dissipation	1.0	w	
los	Short Circuit Output Current	50	mA	

^{*}Permanent damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be re-stricted to the conditions as defined in the operational sections of the Data Sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS (Voltage referenced to Vss, Ta = 0°C to 70°C)

Symbol	Parameter	Min	Тур	Max	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
VSS	Ground	0	0	0	V
VIH	Input High Voltage	2.4	<u> -</u>	V _{CC} + 1	٧
VIL	Input Low Voltage	-1.0	_	0.8	V

CAPACITANCE (Ta = 25°C)

Symbol	Parameter	Min	Max	Unit
Cin1	Input Capacitance (A0 - A10)		6	pF
Cin2	Input Capacitance (RAS, CAS, WRITE)		7	pF
Cout	Output Capacitance (Din/Dout)		7	pF

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Parameter	Speed	Min	Max	Unit
ICC1	Operating Current* (RAS and CAS cycling @ tRC = min)	-07 -08	_	105 95	mA
ICC2	Standby Current (TTL Power Supply Current)		=	2	mA .
ICC3	RAS Only Refresh Current* (CAS = VIH, RAS Cycling @ tRC = min)	-07 -08	_	105 95	mA
ICC4	Fast Page Mode Current* (RAS = VIL, CAS Cycling @ tPC = min)	-07 -08	_	100 90	mA
ICC5	Standby Current (CMOS Power Supply Current)		=	1	mA
ICC6	CAS-before-RAS Refresh Current* (RAS and CAS Cycling @ tRC = min)	-07 -08	_	105 95	mA



DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted) (Continued)

Symbol	Parameter	Speed	Min	Max	Unit
ICC7	Standby Current (RAS = VIH, CAS = VIL, DOUT = Enable)	_	_	5	mA
HL	Input Leakage Current (Any Input 0 ≤ Vin ≤ 6.5 Volts all other Pins = 0 Volts)	_	-10	10	uA
IOL	Output Leakage Current (Data out is disabled and 0 ≤ Vout ≤ 5.5 V)	_	- 10	10	uA
VOH	Output High Voltage Level (IOH = -5mA)	_	2.4	_	V
VOL	Output Low Voltage Level (IOL = 4.2 mA)		_	0.4	V

*Note:

ICC1, ICC3, ICC4 and ICC6 are dependant on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as average current.

AC CHARACTERISTICS (See Notes 1, 2) (Ta = 0°C to 70°, $VCC = 5V \pm 10$ %)

Comp. al		210	21040-07		21040-08		Notes
Symbol	Parameter	Min	Max	Min	Max	Units	MULES
tREF.	Time between Refresh		16		16	ms	
tRC .	Random R/W Cycle Time	130		150		ns	
tRWC	RMW Cycle Time	155		180		ns	
tRAC	Access Time From RAS		70		80	ns	3, 4, 10
tCAC -	Access Time From CAS		20		25	ns	3, 4, 5
tAA	Access Time From Column Address		35		40	ns	3, 10
tCLZ	CAS to Output in low Z	5		5		ns	3
t OFF	Output Buffer Turn-Off Delay Time	0	15	0	15	ns	6
tŢ	Transition Time	3	50	3	50	ns	2
tRP	RAS Precharge Time	50		60		ns	
tRAS	RAS Pulse Width	70	10K	80	10K	ns	
tRSH	RAS Hold Time	20		25		ns	
tCRP	CAS to RAS Precharge Time	10		10		ns	
tRCD	RAS to CAS Delay Time	. 20	50	20	55	ns	4
^t CAS	CAS Pulse Width	20	10K	25	10K	ns	
tCSH	CAS Hold Time	70		80		ns	
tCPN	CAS Precharge Time	10		10		ns	
tASR	Row Address Set-up Time	0		0		ns	
tRAH	Row Address Hold Time	10		10		ns	
tASC	Column Address Set-up Time	0		0		ns	
^t CAH	Column Address Hold Time	15		15		ns	
†AR	Column Address Time referenced to RAS	55		60		ns	11


AC CHARACTERISTICS (See Notes 1, 2) (Ta = 0°C to 70°, VCC = 5V ±10%) (Continued)

O work of		210	21040-07		21040-08		
Symbol	Parameter	Min	Max	Min	Max	Units	Notes
†RAD	RAS to Column Address Delay Time	15	35	15	40	ns	10
†RAL	Column Address to RAS Lead Time	35		40	1	ns	
tRCS	Read Command Set-Up Time	0		0		ns	
tRRH -	Read Command Hold Time referenced to RAS	10		10		ns	8
^t RCH	Read Command Hold Time referenced to CAS	0		0		ns	8
twcs	Write Command Set-Up Time	0		0		ns	7 .
tWCH	Write Command Hold Time	15		15		ns	
tWCR	Write Command Hold referenced to RAS	55		60		ns	11
tWP	Write Command Pulse Width	15		15		ns	
^t RWL	Write Command to RAS Lead Time	20		25		ns	
^t CWL	Write Command to CAS Lead Time	20		25		ns	
^t DS	Data Set-up Time	0		0		ns	9
^t DH	Data Hold Time	15		15		ns	9
†DHR	Data-In Hold Time referenced to RAS	55		60		ns	11
tRWD	RAS to WRITE Delay Time	70		80		ns	7
tCWD	CAS to WRITE Delay Time	20		25		ns	7
tAWD	Column Address to WRITE Delay Time	35		40		ns	7
tRPC	RAS Precharge Time to CAS Active Time	10		10		ns	
tCSR	CAS Set-up Time for CAS before RAS refresh	10	,	10		ns	
tCHR	CAS Hold Time for CAS before RAS refresh	20		30		ns	
^t CPT	CAS Precharge Time (Refresh Counter Test)	40		40		ns	
twts	Write Command Set-up Time (Test Mode in)	10		10		ns	
tWTH	Write Command Hold Time (Test Mode in)	10		10		ns]
tWRP	WRITE to RAS Precharge Time (CAS before RAS Cycle)	10		10		ns	
tWRH	WRITE to RAS Hold Time (CAS before RAS Cycle)	10		10		ns	
^t PC	Fast Page Mode Cycle Time	50		55		ns	
†PRWC	Fast Page Mode RMW Cycle Time	75		85		ns	
^t CPA	Access Time from CAS Precharge		40		45	ns	3
tCP	Fast Page Mode CAS Precharge Time	10		10		ns	
†RASP	RAS Pulse Width (Fast Page Mode)	70	100K	80	100K	ns	
†RHCP	RAS Hold Time from CAS Precharge	45		45		ns	




NOTES:

- 1. An initial pause of 200 Microseconds is required after power-up followed by an 8 RAS-only cycles before proper device operation is achieved.
- 2. Vih (min) and Vil (max) are reference levels for measuring timing of input signals. Also, transition times are measured between Vih (min) and Vil (max) and are assumed to be 5 ns for all inputs.
- 3. Measured with a load equivalent to two 2 TTL loads and 100 pF.
- 4. Operation within the IRCD (max) limit insures that IRAC (max) can be met. IRCD (max) is specified as a reference point only; if IRCD is greater than the specified IRCD (max) limit, access time is controlled exclusively by ICAC.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. ¹WCS, ¹WD, ¹RWD, and ¹AWD are non restrictive operating parameters. They are included in the Data Sheet as Electrical characteristics only. If ¹WCS ≥ ¹WCS (min), the cycle is an early write cycle and data out pin will remain open circuit through the entire cycle; If ¹RWD ≥ ¹RWD (min), ¹CWD ≥ ¹CWD (min) and ¹AWD ≥ ¹AWD (min), the cycle is a read-write cycle and data out will contain data read from the selected cell; If neither of the above set of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 8. Either tRCH or tRRH must be satisfied for a read cycle.
- 9. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
- 10. Operation within the ^tRAD (max) limit insures that ^tRAC (max) can be met. ^tRAD (max) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (max) limit, access time is controlled by ^tAA.
- 11. tan, twon, tohn are referenced to than (max).




WRITE CYCLE (EARLY WRITE) t_{RCD}-- t_{RSH} t_{CRP} tcsH-ASC COLUMN ^twcs VALID DATA : "H" or "L" 240810-5


READ-WRITE CYCLE




FAST PAGE MODE READ CYCLE





FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-WRITE CYCLE









was in the




HIDDEN REFRESH CYCLE (WRITE)





TEST MODE IN CYCLE



TEST MODE DESCRIPTION

The 21040 is internally organized as 524,288 words by 8 bits. In the "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A_{10R} , A_{10C} and A_{0C} are not used for designation of memory cells in the "Test Mode". If upon reading, all bits are equal (all "1"s, or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would indicate a "0". In the "Test Mode", the

21040 device can be treated as if it were a 512K DRAM.

WRITE and CAS before RAS Refresh cycle is used to enter the "Test Mode" while "RAS only Refresh cycle" or "CAS before RAS Refresh cycle" is used to put the device back into the "Normal Mode". The "Test Mode" function can reduce the test time (1/8 for "N" type pattern) drastically by taking advantage of the 512K × 8 bits organization.

DEVICE OPERATION

The 21040 contains 262,144 memory locations. Eighteen address bits are required to address a particular memory location. Since the 21040 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid address inputs.

Operation of the 21040 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any 21040 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by t_{RAS}(min) and t_{CAS}(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t_{RP}, has been satisfied. Once a cycle begins, internal clocks and other circuits within the 21040 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during a $\overline{RAS}/\overline{CAS}$ cycle. The output of the 21040 remains in the $\overline{Hi-Z}$ state until valid data appears at the output. If \overline{CAS} goes low before $t_{RCD}(max)$, the access time to valid data is specified by t_{RAC} . If \overline{CAS} goes low after $t_{RCD}(max)$, the access time is measured from \overline{CAS} and is specified by t_{CAC} . In order to achieve the minimum access time, $t_{RAC}(min)$, it is necessary to bring \overline{CAS} low before $t_{RCD}(max)$.

Write

The 21040 can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and \overline{CAS} . In any type of write cycle, data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing W low before CAS. The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing W low after CAS and meeting the data sheet readmodify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If W is brought low after CAS, a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, thwo and town, are not necessarily met. The state of data-out is indeterminate since the output could be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The 21040 has a tri-state output buffer which is controlled by CAS (and W for early write). Whenever CAS is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output first remains in the Hi-Z state until the data is valid and then the valid data appears at the output. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the 21040 operating cycles is listed below after the corresponding output state produced by the cycle

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Page Mode Read, Page Mode Read-Modify-Write.

HI-Z Output State: Early Write, RAS-only Refresh, Page Mode Write, CAS-before-RAS Refresh, CAS-only cycle.

Indeterminate Output State: Delayed Write

Refresh

The data in the 21040 is stored on a tiny capacitor within each memory cell. Due to leakage, the data will leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 4 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high.

CAS-before-RAS Refresh: The 21040 has CAS-before-RAS on-chip refreshing capability that eliminates the need for external refresh addresses. If CAS is held low for the specified setup time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs and the on-chip refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The 21040 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required in hidden refresh cycles by DRAMs that do not have CAS-before-RAS refresh capability.

Other Refresh Methods: It is also possible to refresh the 21040 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Page Mode

The 21040 has page mode capability. Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In page mode, it is possible to perform read, write or

read-modify-cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A page mode cycle begins with a normal cycle. While RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-before-RAS refresh operation, if CAS goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

Row Address—Bits A0 through A7 are supplied by the on-chip refresh counter. The A8 bit is set high internally.

Column Address—Bits A0 through A8 are strobedin by the falling edge of CAS as in a normal memory cycle.

Suggested CAS-before-RAS Counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- Initialize the internal refresh counter by performing 8 cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 256 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
- Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 256 times so that highs are written into the 256 memory cells.
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2, 3 and 4.

Power-Up

If $\overline{\text{RAS}} = \text{V}_{\text{SS}}$ during power-up, the 21040 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} during power-up or beheld at a valid V_{IH} in order to minimize the power-up current.

An initial pause of 100 µs is required after power-up followed by 8 initialization cycles before proper device operation is assured. 8 initialization cycles are also required after any 4 ms period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the 21040 inputs act like unterminated transmission lines resulting in significant positive and negative overshoots at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the 21040 input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20Ω to 40Ω .

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMs. The impedance is minimized if all the power supply traces to all DRAMs run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMs these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMs.

Decoupling


The importance of proper decoupling cannot be over emphasized. Excessive transient noise or voltage droop on the V_{CC} line can cause loss of data integrity (soft errors). The total combined voltage changes over time in the V_{CC} to V_{SS} voltage (measured at the device pins) should not exceed 500 mV.

A high frequency 0.3 μF ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each 21040 using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the 21040 and they supply much of the current used by the 21040 during cycling.

In addition, a large tantalum capacitor with a value of 47 μ F to 100 μ F should be used for bulk decoupling to recharge the 0.3 μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor throughout the memory array.

PACKAGE DIMENSIONS

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD (T)



REVISION SUMMARY

The following list represents the key differences between version -003 and -004 of the 21040 4M (4,194,304 x 1) Bit Dynamic RAM with Fast Page Mode.

1. Update AC Characteristics.