

# nRF54L15 | nRF54L10 | nRF54L05

## Preliminary Datasheet



# Contents

Pin assignments ..... 3



# 1. Pin assignments

The pin assignment figures and tables describe the pinouts for the product variants of the device.

As a general rule, peripherals must use GPIO pins in their own domain for all peripheral functions when selected in the PSEL register. Dedicated clock pin requirements are listed in [Clock pins](#). In addition, there are some dedicated pin functions that allow pin connections between different power domains.

The block diagram shows which peripheral and port belong together, see [Block diagram](#).

GPIO ports have their own properties. For details, see [GPIO — General purpose input/output](#).

## Dedicated pins

Some pins on the device are dedicated for a specific purpose. GPIO pin routing and configuration is flexible. Some pins have limitations or recommendations for configuration and use.

| Peripheral | Description   |
|------------|---|
| UARTE20/21 | Can use any pin on P1. Can connect across power domains to dedicated pins on P2 as described in the notes following this table.   |
| SPIM00     | Has dedicated pins on P2. For 32 MHz operation, the pins must be configured using extra high drive E0/E1 configuration in the DRIVE0/1 fields of the PIN_CNF GPIO register.   |
| SPIM20/21  | Can use any pins on P1; see <a href="#">Clock pins</a> . Can connect across power domains to dedicated pins on P2 as described in the notes following this table.   |
| SPIS20/21  | Can use any pins on P1; see <a href="#">Clock pins</a> . Can connect across power domains to dedicated pins on P2 as described in the notes following this table.   |
| TRACE      | Has dedicated pins that must be configured using extra high drive E0/E1 configuration in the DRIVE0/1 fields of the PIN_CNF GPIO register.  |
| GRTC       | Has dedicated pins for clock and PWM output.  |
| TAMPC      | Has dedicated pins for active shield input and output.  |
| FLPR       | Uses dedicated pins on P2 for emulated peripherals such as QSPI.  |
| RADIO      | Uses dedicated pins on P1 for antenna switch control (DFEGPIO for direction finding).   |
| NFC        | Uses dedicated pins as listed in the pin assignments table for the selected device. These pins are configured as NFC antenna pins from reset. To use the pins for Digital I/O, NFC function must be disabled in the <a href="#">NFCT — Near field communication tag</a> peripheral. |

Table 1. Dedicated pin functions

## Cross power-domain use

Select P2 pins can be used for some serial interfaces in the peripheral domain — SPIM, SPIS, and UARTE when the device is in Constant Latency sub-power mode. This is not the most power-efficient way of connecting these serial interfaces, but adds flexibility when designing a circuit board. When setting up the peripheral's PSEL register for cross-domain connections, it must be connected only to the corresponding function listed in the pin assignments table for that package. For example, the peripheral's PSEL.SCK register must use the P2 SCK pin from the pin assignment table. The pin assignments table shows which pins can be configured for cross power-domain connections.

For more information about Constant Latency sub-power mode, see [Sub-power modes](#).

## Clock pins

The device has dedicated clock pins.

Some peripherals have clock signals. Dedicated clock pins have been optimized to ensure correct timing relationship between clock and data signals for these peripherals. See the following table for which peripheral signals must use clock pins. The pin assignment table identifies clock pins.

Clock pins can also be used as regular I/O data pins.

The peripheral data signal must be configured to use pins close to the clock pin. This ensures that the internal paths from the peripheral to the pin have the same delay, so that the data and clock signals reach the pins at the same time.

For high-speed signals, the printed circuit board (PCB) layout must use short PCB traces of identical length. This makes sure any delays are kept to a minimum, with close to identical delay on the clock and data path.

The following table shows which peripheral signals must use clock pins.

| Peripheral | Signal | Clock pin required |
|------------|--------|--------------------|
| SPIM/SPIS  | SDO    |                    |
|            | SDI    |                    |
|            | SCK    | Yes                |
|            | CSN    |                    |
|            | DCX    |                    |
| TWIM/TWIS  | SCL    | Yes                |
|            | SDA    |                    |
| PDM        | DIN    |                    |
|            | CLK    | Yes                |
| I2S        | MCK    | Yes                |

Table 2. List of peripheral signals and clock pin requirement


| Peripheral | Signal      | Clock pin required  |
|------------|-------------|---------------------|
|            | LRCK        |                     |
|            | SCK         | Yes                 |
|            | SDIN        |                     |
|            | SDOUT       |                     |
| TRACE      | TRACEDATA[] |                     |
|            | TRACECLK    | Yes (dedicated pin) |
| GRTC       | CLKOUT32K   | Yes (dedicated pin) |
|            | PWMOUT      | Yes (dedicated pin) |
|            | CLKOUTFAST  | Yes (dedicated pin) |

## QFN48 pin assignments

The QFN48 pin assignment figure and table describe the pinouts for this variant of the device.

Pins that can be used as clock signals are shown in as red in the figure. For more information about clock pins, see [Clock pins](#).

Figure 1. QFN48 pin assignments, top view



| Pin | Clock pin | Name  | Function     | Description                       | Dedicated function |
|-----|-----------|-------|--------------|-----------------------------------|--------------------|
| 1   |           | P1.00 | Digital I/O  | General purpose I/O               |                    |
|     |           | XL1   | Analog input | Connection for 32.768 kHz crystal |                    |

Table 3. QFN48 pin assignments

| Pin | Clock pin | Name     | Function     | Description                       | Dedicated function |
|-----|-----------|----------|--------------|-----------------------------------|--------------------|
| 2   |           | P1.01    | Digital I/O  | General purpose I/O               |                    |
|     |           | XL2      | Analog input | Connection for 32.768 kHz crystal |                    |
| 3   |           | P1.02    | Digital I/O  | General purpose I/O               |                    |
|     |           | NFC1     | NFC input    | NFC antenna connection            |                    |
| 4   | Yes       | P1.03    | Digital I/O  | General purpose I/O               |                    |
|     |           | NFC2     | NFC input    | NFC antenna connection            |                    |
| 5   | Yes       | P1.04    | Digital I/O  | General purpose I/O               | TAMPC              |
|     |           | ASO[0]   | Digital I/O  | TAMPC active shield 0 output      |                    |
|     |           | AIN0     | Analog input | Analog input                      |                    |
| 6   |           | P1.05    | Digital I/O  | General purpose I/O               | TAMPC              |
|     |           | ASI[0]   | Digital I/O  | TAMPC active shield 0 input       |                    |
|     |           | RADIO[6] | Digital I/O  | RADIO DFEGPIO                     | RADIO              |
|     |           | AIN1     | Analog input | Analog input                      |                    |

| Pin | Clock pin | Name                    | Function   | Description  | Dedicated function                             |
|-----|-----------|-------------------------|--|--|--|
| 7   |           | P1.06<br>ASO[1]<br>AIN2 | Digital I/O<br>Digital I/O<br>Analog input               | General purpose I/O<br>TAMPC active shield I output<br>Analog input    | TAMPC  |
| 8   |           | P1.07<br>ASI[1]<br>AIN3 | Digital I/O<br>Digital I/O<br>Analog input               | General purpose I/O<br>TAMPC active shield I input<br>Analog input     | TAMPC  |
| 9   | Yes       | P1.08<br><br>EXTREF     | Digital I/O<br>Digital I/O<br>Analog input               | General purpose I/O<br>GRTC CLKOUTFAST<br>External reference for SAADC |  |
| 10  |           | VDD                     | Power  | Power supply   |  |
| 11  |           | P2.00                   | Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O | General purpose I/O<br>SPIM DCX<br>UARTE RXD<br>FLPR.4<br>QSPI D3      | SPIM00/20<br>UARTE00/20<br>FLPR<br>FLPR (QSPI) |



| Pin | Clock pin | Name  | Function  | Description   | Dedicated function   |
|-----|-----------|-------|---|---|--|
|     |           |       | Digital I/O   |   |  |
| 12  | Yes       | P2.01 | Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O                               | General purpose I/O<br>SPIM SCK<br>SPIS SCK<br>FLPR.0<br>QSPI SCK   | SPIM00/20<br>SPIS00/20<br>FLPR<br>FLPR (QSPI                         |
| 13  |           | P2.02 | Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O | General purpose I/O<br>SPIM SDO<br>SPIS SDO<br>UARTE TXD<br>FLPR.1<br>QSPI D0<br>Serial wire output (SWO) | SPIM00/20<br>SPIS00/20<br>UARTE00/20<br>FLPR<br>FLPR (QSPI)<br>Trace |
| 14  |           | P2.03 | Digital I/O   | General purpose I/O<br>FLPR.3   | FLPR   |

| Pin | Clock pin | Name  | Function  | Description   | Dedicated function  |
|-----|-----------|-------|---|---|---|
|     |           |       | Digital I/O<br>Digital I/O  | QSPI D2   | FLPR (QSPI)   |
| 15  |           | P2.04 | Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O | General purpose I/O<br>SPIM SDI<br>SPIS SDI<br>UARTE CTS<br>FLPR.2<br>QSPI D1 | SPIM00/20<br>SPIS00/20<br>UARTE00/20<br>FLPR<br>FLPR (QSPI) |
| 16  |           | P2.05 | Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O | General purpose I/O<br>SPIM CS<br>SPIS CS<br>UARTE RTS<br>FLPR.5<br>QSPI CS   | SPIM00/20<br>SPIS00/20<br>UARTE00/20<br>FLPR<br>FLPR (QSPI) |

| Pin | Clock pin | Name         | Function    | Description              | Dedicated function |
|-----|-----------|--------------|-------------|--------------------------|--------------------|
| 17  | Yes       | P2.06        | Digital I/O | General purpose I/O      |                    |
|     |           |              | Digital I/O | FLPR.6                   | FLPR               |
|     |           |              | Digital I/O | SPIM SCK                 | SPIM00/21          |
|     |           |              | Digital I/O | SPIS SCK                 | SPIS00/21          |
|     |           | TRACECLK     | Digital I/O | Trace clock              | Trace              |
|     |           |              | Digital I/O |                          |                    |
| 18  |           | P2.07        | Digital I/O | General purpose I/O      |                    |
|     |           |              | Digital I/O | FLPR.7                   | FLPR               |
|     |           | TRACEDATA[0] | Digital I/O | Trace data               | Trace              |
|     |           | SWO          | Digital I/O | Serial wire output (SWO) | Trace              |
|     |           |              | Digital I/O | SPIM DCX                 | SPIM00/21          |
|     |           |              | Digital I/O | UARTE RXD                | UARTE00/21         |
|     |           |              | Digital I/O |                          |                    |
| 19  |           | P2.08        | Digital I/O | General purpose I/O      |                    |
|     |           |              | Digital I/O | FLPR.8                   | FLPR               |
|     |           | TRACEDATA[1] | Digital I/O | Trace data               | Trace              |
|     |           |              | Digital I/O | SPIM SDO                 | SPIM00/21          |
|     |           |              | Digital I/O | SPIS SDO                 | SPIS00/21          |
|     |           |              | Digital I/O |                          |                    |

| Pin | Clock pin | Name                      | Function   | Description  | Dedicated function  |
|-----|-----------|---------------------------|--|--|---|
|     |           |                           | I/O<br><br>Digital I/O<br><br>Digital I/O  | UARTE TXD  | UARTE00/21  |
| 20  |           | P2.09<br><br>TRACEDATA[2] | Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O | General purpose I/O<br><br>FLPR.9<br><br>Trace data<br><br>SPIM SDI<br><br>SPIS SDI<br><br>UARTE CTS | FLPR<br><br>Trace<br><br>SPIM00/21<br><br>SPIS00/21<br><br>UARTE00/21 |
| 21  |           | P2.10<br><br>TRACEDATA[3] | Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O | General purpose I/O<br><br>FLPR.10<br><br>Trace data<br><br>SPIM CS<br><br>SPIS CS<br><br>UARTE RTS  | FLPR<br><br>Trace<br><br>SPIM00/21<br><br>SPIS00/21<br><br>UARTE00/21 |

| Pin | Clock pin | Name   | Function                   | Description  | Dedicated function  |
|-----|-----------|--------|----------------------------|--|---|
| 22  |           | VDD    | Power                      | Power supply   |   |
| 23  |           | P0.00  | Digital I/O                | General purpose I/O  |   |
| 24  |           | P0.01  | Digital I/O                | General purpose I/O  |   |
| 25  |           | SWDIO  | Debug                      | Serial wire data. Bidirectional with standard-drive and on-chip pull-down. |   |
| 26  |           | SWDCLK | Debug                      | Serial wire clock. Input with on-chip pull-up.                             |   |
| 27  |           | P0.02  | Digital I/O                | General purpose I/O  |   |
| 28  | Yes       | P0.03  | Digital I/O<br>Digital I/O | General purpose I/O<br>GRTC PWM  | GRTC  |
| 29  | Yes       | P0.04  | Digital I/O<br>Digital I/O | General purpose I/O<br>GRTC CLKOUT32K                                      | GRTC  |
| 30  |           | nRESET | Reset                      | Pin reset with on-chip pull-up   |   |
| 31  |           | ANT    | RF                         | Single ended radio antenna connection                                      | See <a href="#">Reference circuitry</a> for guidelines on how to ensure good RF performance |

| Pin | Clock pin | Name                        | Function                                  | Description  | Dedicated function   |
|-----|-----------|-----------------------------|---|--|--|
| 32  |           | VSS_PA                      | Power                                     | Ground (radio supply)  |  |
| 33  |           | DECRF                       | Power                                     | 0.9 V regulator supply decoupling                                    | Must be connected to DECA. See <a href="#">Reference circuitry</a> . |
| 34  |           | XC1                         | Analog input                              | Connection for 32 MHz crystal  |  |
| 35  |           | XC2                         | Analog input                              | Connection for 32 MHz crystal  |  |
| 36  |           | VDD                         | Power                                     | Power supply   |  |
| 37  |           | P1.09<br>ASO[2]<br>RADIO[0] | Digital I/O<br>Digital I/O<br>Digital I/O | General purpose I/O<br>TAMPC active shield 2 output<br>RADIO DFEGPIO | TAMPC<br>RADIO   |
| 38  |           | P1.10<br>ASI[2]<br>RADIO[1] | Digital I/O<br>Digital I/O<br>Digital I/O | General purpose I/O<br>TAMPC active shield 2 input<br>RADIO DFEGPIO  | TAMPC<br>RADIO   |
| 39  | Yes       | P1.11<br>ASO[3]<br>RADIO[2] | Digital I/O<br>Digital I/O                | General purpose I/O<br>TAMPC active shield 3 output<br>RADIO DFEGPIO | TAMPC<br>RADIO   |

| Pin | Clock pin | Name                                | Function  | Description   | Dedicated function         |
|-----|-----------|-------------------------------------|---|---|----------------------------|
|     |           | AIN4                                | Digital I/O<br>Analog input                               | Analog input  |                            |
| 40  | Yes       | P1.12<br>ASI[3]<br>RADIO[3]<br>AIN5 | Digital I/O<br>Digital I/O<br>Digital I/O<br>Analog input | General purpose I/O<br>TAMPC active shield 3 input<br>RADIO DFEGPIO<br>Analog input | TAMPC<br>RADIO             |
| 41  |           | P1.13<br>RADIO[4]<br>AIN6           | Digital I/O<br>Digital I/O<br>Analog input                | General purpose I/O<br>RADIO DFEGPIO<br>Analog input                                | RADIO                      |
| 42  |           | P1.14<br>RADIO[5]<br>AIN7           | Digital I/O<br>Digital I/O<br>Analog input                | General purpose I/O<br>RADIO DFEGPIO<br>Analog input                                | RADIO                      |
| 43  |           | DECA                                | Power   | 0.9 V regulator supply decoupling   | Must be connected to DECRF |
| 44  |           | VSS                                 | Power   | Ground  |                            |

| Pin | Clock pin | Name | Function | Description                       | Dedicated function |
|-----|-----------|------|----------|-----------------------------------|--------------------|
| 45  |           | DECD | Power    | 0.9 V regulator supply decoupling |                    |
| 46  |           | DCC  | Power    | DC/DC regulator output            |                    |
| 47  |           | VDD  | Power    | Power supply                      |                    |
| 48  |           | VDD  | Power    | Power supply                      |                    |
| 49  |           | VSS  | Power    | Ground pad (die pad)              |                    |


For the device to function properly, the exposed die pad (pin 49) must be connected to ground (VSS, pins 32 and 44).

## WLCSP300 pin assignments

The WLCSP300 pin assignment figure and table describe the pinouts for this variant of the device.

Pins that can be used as clock signals are shown in as red in the figure. For more information about clock pins, see [Clock pins](#).

Figure 2. WLCSP300 pin assignments, top view



| Pin | Clock pin | Name | Function     | Description                   | Dedicated function |
|-----|-----------|------|--------------|-------------------------------|--------------------|
| AI  |           | XCI  | Analog input | Connection for 32 MHz crystal |                    |

Table 4. WLCSP300 pin assignments



| Pin | Clock pin | Name                                | Function  | Description   | Dedicated function   |
|-----|-----------|-------------------------------------|---|---|--|
| A2  |           | XC2                                 | Analog input  | Connection for 32 MHz crystal   |  |
| A3  | Yes       | P1.12<br>ASI[3]<br>RADIO[3]<br>AIN5 | Digital I/O<br>Digital I/O<br>Digital I/O<br>Analog input | General purpose I/O<br>TAMPC active shield 3 input<br>RADIO DFEGPIO<br>Analog input | TAMPC<br>RADIO   |
| A4  |           | DECA                                | Power   | 0.9 V regulator supply decoupling   | Must be connected to DECRF   |
| A5  |           | DECD                                | Power   | 0.9 V regulator supply decoupling   |  |
| A6  |           | VSS                                 | Power   | Ground  |  |
| A7  |           | DCC                                 | Power   | DC/DC regulator output  |  |
| B1  |           | DECRF                               | Power   | 0.9 V regulator supply decoupling   | Must be connected to DECA. See <a href="#">Reference circuitry</a> . |
| B3  |           | P1.09<br>ASO[2]<br>RADIO[0]         | Digital I/O<br>Digital I/O<br>Digital I/O                 | General purpose I/O<br>TAMPC active shield 2 output<br>RADIO DFEGPIO                | TAMPC<br>RADIO   |

| Pin | Clock pin | Name                        | Function                                   | Description   | Dedicated function |
|-----|-----------|-----------------------------|--|---|--------------------|
| B4  |           | P1.13<br>RADIO[4]<br>AIN6   | Digital I/O<br>Digital I/O<br>Analog input | General purpose I/O<br>RADIO DFEGPIO<br>Analog input                | RADIO              |
| B5  |           | P1.14<br>RADIO[5]<br>AIN7   | Digital I/O<br>Digital I/O<br>Analog input | General purpose I/O<br>RADIO DFEGPIO<br>Analog input                | RADIO              |
| B6  |           | P1.15                       | Digital I/O                                | General purpose I/O   |                    |
| B7  |           | VDD                         | Power                                      | Power supply  |                    |
| C2  |           | VSS_PA                      | Power                                      | Ground (radio supply)   |                    |
| C3  |           | P1.10<br>ASI[2]<br>RADIO[1] | Digital I/O<br>Digital I/O<br>Digital I/O  | General purpose I/O<br>TAMPC active shield 2 input<br>RADIO DFEGPIO | TAMPC<br>RADIO     |
| C4  | Yes       | P1.11<br>ASO[3]             | Digital I/O<br>Digital                     | General purpose I/O<br>TAMPC active shield 3 output                 | TAMPC              |

| Pin | Clock pin | Name             | Function                           | Description  | Dedicated function  |
|-----|-----------|------------------|------------------------------------|--|---|
|     |           | RADIO[2]<br>AIN4 | I/O<br>Digital I/O<br>Analog input | RADIO DFEGPIO<br>Analog input                            | RADIO   |
| C5  |           | P1.00<br>XL1     | Digital I/O<br>Analog input        | General purpose I/O<br>Connection for 32.768 kHz crystal |   |
| C6  |           | P1.01<br>XL2     | Digital I/O<br>Analog input        | General purpose I/O<br>Connection for 32.768 kHz crystal |   |
| C7  |           | P1.02<br>NFC1    | Digital I/O<br>NFC input           | General purpose I/O<br>NFC antenna connection            |   |
| D1  |           | ANT              | RF                                 | Single ended radio antenna connection                    | See <a href="#">Reference circuitry</a> for guidelines on how to ensure good RF performance |
| D2  |           | nRESET           | Reset                              | Pin reset with on-chip pull-up                           |   |
| D3  | Yes       | P0.04            | Digital I/O<br>Digital I/O         | General purpose I/O<br>GRTC CLKOUT32K                    | GRTC  |

| Pin | Clock pin | Name         | Function     | Description                  | Dedicated function |
|-----|-----------|--------------|--------------|------------------------------|--------------------|
| D4  |           | P2.08        | Digital I/O  | General purpose I/O          | FLPR               |
|     |           | TRACEDATA[1] | Digital I/O  | FLPR.8<br>Trace data         | Trace              |
|     |           |              | Digital I/O  | SPIM SDO                     | SPIM00/21          |
|     |           |              | Digital I/O  | SPIS SDO                     | SPIS00/21          |
|     |           |              | Digital I/O  | UARTE TXD                    | UARTE00/21         |
|     |           |              | Digital I/O  |                              |                    |
| D5  | Yes       | P1.03        | Digital I/O  | General purpose I/O          |                    |
|     |           | NFC2         | NFC input    | NFC antenna connection       |                    |
| D6  | Yes       | P1.04        | Digital I/O  | General purpose I/O          | TAMPC              |
|     |           | ASO[0]       | Digital I/O  | TAMPC active shield 0 output |                    |
|     |           | AIN0         | Analog input | Analog input                 |                    |
| D7  |           | P1.06        | Digital I/O  | General purpose I/O          | TAMPC              |
|     |           | ASO[1]       | Digital I/O  | TAMPC active shield 1 output |                    |
|     |           | AIN2         | Analog input | Analog input                 |                    |

| Pin | Clock pin | Name                                 | Function   | Description  | Dedicated function  |
|-----|-----------|--------------------------------------|--|--|---|
| E1  | Yes       | P0.03                                | Digital I/O<br><br>Digital I/O   | General purpose I/O<br><br>GRTC PWM  | GRTC  |
| E2  |           | P0.02                                | Digital I/O  | General purpose I/O  |   |
| E3  |           | SWDCLK                               | Debug  | Serial wire clock. Input with on-chip pull-up.   |   |
| E4  |           | P2.07<br><br>TRACEDATA[0]<br><br>SWO | Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O | General purpose I/O<br><br>FLPR.7<br><br>Trace data<br><br>Serial wire output (SWO)<br><br>SPIM DCX<br><br>UARTE RXD | FLPR<br><br>Trace<br><br>Trace<br><br>SPIM00/21<br><br>UARTE00/21 |
| E5  |           | P2.03                                | Digital I/O<br><br>Digital I/O<br><br>Digital I/O  | General purpose I/O<br><br>FLPR.3<br><br>QSPI D2   | FLPR<br><br>FLPR (QSPI)   |

| Pin | Clock pin | Name         | Function     | Description  | Dedicated function |
|-----|-----------|--------------|--------------|--|--------------------|
| E6  |           | P1.05        | Digital I/O  | General purpose I/O  |                    |
|     |           | ASI[0]       | Digital I/O  | TAMPC active shield 0 input  | TAMPC              |
|     |           | RADIO[6]     | Digital I/O  | RADIO DFEGPIO  | RADIO              |
|     |           | AIN1         | Analog input | Analog input   |                    |
| E7  |           | P1.07        | Digital I/O  | General purpose I/O  |                    |
|     |           | ASI[1]       | Digital I/O  | TAMPC active shield 1 input  | TAMPC              |
|     |           | AIN3         | Analog input | Analog input   |                    |
| F1  |           | P0.01        | Digital I/O  | General purpose I/O  |                    |
| F2  |           | SWDIO        | Debug        | Serial wire data. Bidirectional with standard-drive and on-chip pull-down. |                    |
| F3  |           | P2.09        | Digital I/O  | General purpose I/O  |                    |
|     |           | TRACEDATA[2] | Digital I/O  | FLPR.9   | FLPR               |
|     |           |              | Digital I/O  | Trace data   | Trace              |
|     |           |              | Digital I/O  | SPIM SDI   | SPIM00/21          |
|     |           |              | Digital I/O  | SPIS SDI   | SPIS00/21          |
|     |           |              | Digital I/O  | UARTE CTS  | UARTE00/21         |

| Pin | Clock pin | Name                          | Function   | Description   | Dedicated function  |
|-----|-----------|-------------------------------|--|---|---|
|     |           |                               | I/O<br><br>Digital I/O   |   |   |
| F4  | Yes       | P2.06<br><br><br><br>TRACECLK | Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O                    | General purpose I/O<br><br>FLPR.6<br><br>SPIM SCK<br><br>SPIS SCK<br><br>Trace clock              | FLPR<br><br>SPIM00/21<br><br>SPIS00/21<br><br>Trace                         |
| F5  |           | P2.04                         | Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O | General purpose I/O<br><br>SPIM SDI<br><br>SPIS SDI<br><br>UARTE CTS<br><br>FLPR.2<br><br>QSPI DI | SPIM00/20<br><br>SPIS00/20<br><br>UARTE00/20<br><br>FLPR<br><br>FLPR (QSPI) |
| F6  |           | P2.02                         | Digital I/O<br><br>Digital   | General purpose I/O<br><br>SPIM SDO   | SPIM00/20   |

| Pin | Clock pin | Name                      | Function   | Description   | Dedicated function  |
|-----|-----------|---------------------------|--|---|---|
|     |           |                           | I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O | <br><br>SPIS SDO<br><br>UARTE TXD<br><br>FLPR.I<br><br>QSPI D0<br><br>Serial wire output (SWO)      | <br><br>SPIS00/20<br><br>UARTE00/20<br><br>FLPR<br><br>FLPR (QSPI)<br><br>Trace |
| F7  | Yes       | P1.08<br><br>EXTREF       | Digital I/O<br><br>Digital I/O<br><br>Analog input   | General purpose I/O<br><br>GRTC CLKOUTFAST<br><br>External reference for SAADC                      |   |
| G1  |           | P0.00                     | Digital I/O  | General purpose I/O   |   |
| G2  |           | P2.10<br><br>TRACEDATA[3] | Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital                | General purpose I/O<br><br>FLPR.I0<br><br>Trace data<br><br>SPIM CS<br><br>SPIS CS<br><br>UARTE RTS | <br><br>FLPR<br><br>Trace<br><br>SPIM00/21<br><br>SPIS00/21<br><br>UARTE00/21   |



| Pin | Clock pin | Name  | Function   | Description   | Dedicated function  |
|-----|-----------|-------|--|---|---|
|     |           |       | I/O<br><br>Digital I/O   |   |   |
| G3  |           | VDD   | Power  | Power supply  |   |
| G4  |           | VSS   | Power  | Ground  |   |
| G5  |           | P2.05 | Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O | General purpose I/O<br><br>SPIM CS<br><br>SPIS CS<br><br>UARTE RTS<br><br>FLPR.5<br><br>QSPI CS | SPIM00/20<br><br>SPIS00/20<br><br>UARTE00/20<br><br>FLPR<br><br>FLPR (QSPI) |
| G6  |           | P2.00 | Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital I/O<br><br>Digital                        | General purpose I/O<br><br>SPIM DCX<br><br>UARTE RXD<br><br>FLPR.4<br><br>QSPI D3               | SPIM00/20<br><br>UARTE00/20<br><br>FLPR<br><br>FLPR (QSPI)                  |

| Pin | Clock pin | Name  | Function  | Description   | Dedicated function                            |
|-----|-----------|-------|---|---|---|
|     |           |       | I/O   |   |   |
| G7  | Yes       | P2.01 | Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O<br>Digital I/O | General purpose I/O<br>SPIM SCK<br>SPIS SCK<br>FLPR.0<br>QSPI SCK | SPIM00/20<br>SPIS00/20<br>FLPR<br>FLPR (QSPI) |

For the device to function properly, the exposed die pad (pin 49) must be connected to ground (VSS, pins 32 and 44).