


## 02 - POWER AND ISOLATION SCHEMATIC - REV B2

Only AO3401A reverse-polarity protection and FB1 filtering are fitted



### Design notes

1. Q1 drain (pin 3) connects to 5V\_IN; source (pin 2) connects to 5V\_PMOS; gate (pin 1) is pulled down by RG = 100 kΩ.
2. FB1 is fitted between Q1 and PS1. Provide a 0 Ω alternative footprint only for validation or cost-down testing.
3. PPTC and input TVS are intentionally omitted in Rev B2. The upstream 5 V source should provide current limiting.
4. RPL1 is DNP when the connected sensor and analog circuit guarantee at least the converter minimum load.
5. GND\_HOST and GND\_ISO must remain electrically isolated.